Apparatus and method for memory management in a graphics processing environment

ABSTRACT

An apparatus and method are described for implementing memory management in a graphics processing system. For example, one embodiment of an apparatus comprises: a first plurality of graphics processing resources to execute graphics commands and process graphics data; a first memory management unit (MMU) to communicatively couple the first plurality of graphics processing resources to a system-level MMU to access a system memory; a second plurality of graphics processing resources to execute graphics commands and process graphics data; a second MMU to communicatively couple the second plurality of graphics processing resources to the first MMU; wherein the first MMU is configured as a master MMU having a direct connection to the system-level MMU and the second MMU comprises a slave MMU configured to send memory transactions to the first MMU, the first MMU either servicing a memory transaction or sending the memory transaction to the system-level MMU on behalf of the second MMU.

BACKGROUND Field of the Invention

This invention relates generally to the field of computer processors.More particularly, the invention relates to an apparatus and method formemory management in a graphics processing environment.

Description of the Related Art

Rapid advances have recently taken place in graphics processor unit(GPU) virtualization. Virtualized graphics processing environments areused, for example, in the media cloud, remote workstations/desktops,Interchangeable Virtual Instrumentation (IVI), rich clientvirtualization, to name a few. Certain architectures perform full GPUvirtualization through trap-and-emulation to emulate a full-featuredvirtual GPU (vGPU) while still providing near-to-native performance bypassing through performance-critical graphics memory resources.

With the increasing importance of GPUs in servers to support 3D, mediaand GPGPU workloads, GPU virtualization is becoming more widespread. Howto virtualize GPU memory access from a virtual machine (VM) is one ofthe key design factors. The GPU has its own graphics memory: eitherdedicated video memory or shared system memory. When system memory isused for graphics, guest physical addresses (GPAs) need to be translatedto host physical addresses (HPAs) before being accessed by hardware.

There are various approaches for performing translation for GPUs. Someimplementations perform translation with hardware support, but the GPUcan be passed-through to one VM only. Another solution is a softwareapproach which constructs shadow structures for the translation. Forinstance, shadow page tables are implemented in some architectures suchas the full GPU virtualization solution mentioned above, which cansupport multiple VMs to share a physical GPU.

In some implementations, the guest/VM memory pages are backed by hostmemory pages. A virtual machine monitor (VMM) (sometimes called a“Hypervisor”) uses extended page tables (EPT), for example, to map froma guest physical address (PA) to a host PA. Many memory sharingtechnologies may be used, such as Kernel Same page Merging (KSM).

KSM combines pages from multiple VMs with the same content, to a singlepage with write protection. That is to say, if a memory page in VM1(mapping from guest PA1 to host PA1), has the same contents as anothermemory page in VM2 (mapping from guest PA2 to host PA2), may use onlyone host page (say HPA_SH) to back the guest memory. That is, both guestPA1 of VM1 and PA2 of VM2 are mapped to HPA_SH with write protection.This saves the memory used for the system, and is particularly usefulfor read-only memory pages of the guest such as code pages, and zeropages. With KSM, copy-on-write (COW) technology is used to remove thesharing once a VM modifies the page content.

Mediate pass through is used in virtualization systems for deviceperformance and sharing, where a single physical GPU is presented asmultiple virtual GPU to multiple guests with direct DMA, while theprivileges resource accesses from guests are still trap-and-emulated. Insome implementations, each guest can run the native GPU driver, anddevice DMA goes directly to memory without hypervisor intervention.

BRIEF DESCRIPTION OF THE DRAWINGS

A better understanding of the present invention can be obtained from thefollowing detailed description in conjunction with the followingdrawings, in which:

FIG. 1 is a block diagram of an embodiment of a computer system with aprocessor having one or more processor cores and graphics processors;

FIG. 2 is a block diagram of one embodiment of a processor having one ormore processor cores, an integrated memory controller, and an integratedgraphics processor;

FIG. 3 is a block diagram of one embodiment of a graphics processorwhich may be a discreet graphics processing unit, or may be graphicsprocessor integrated with a plurality of processing cores;

FIG. 4 is a block diagram of an embodiment of a graphics-processingengine for a graphics processor;

FIG. 5 is a block diagram of another embodiment of a graphics processor;

FIG. 6 is a block diagram of thread execution logic including an arrayof processing elements;

FIG. 7 illustrates a graphics processor execution unit instructionformat according to an embodiment;

FIG. 8 is a block diagram of another embodiment of a graphics processorwhich includes a graphics pipeline, a media pipeline, a display engine,thread execution logic, and a render output pipeline;

FIG. 9A is a block diagram illustrating a graphics processor commandformat according to an embodiment;

FIG. 9B is a block diagram illustrating a graphics processor commandsequence according to an embodiment;

FIG. 10 illustrates exemplary graphics software architecture for a dataprocessing system according to an embodiment;

FIG. 11 illustrates an exemplary IP core development system that may beused to manufacture an integrated circuit to perform operationsaccording to an embodiment;

FIG. 12 illustrates an exemplary system on a chip integrated circuitthat may be fabricated using one or more IP cores, according to anembodiment;

FIG. 13 illustrates an exemplary graphics processor of a system on achip integrated circuit that may be fabricated using one or more IPcores;

FIG. 14 illustrates an additional exemplary graphics processor of asystem on a chip integrated circuit that may be fabricated using one ormore IP cores

FIG. 15 illustrates an exemplary graphics processing system;

FIG. 16 illustrates an exemplary architecture for full graphicsvirtualization;

FIG. 17 illustrates an exemplary virtualized graphics processingarchitecture including virtual graphics processing units (vGPUs);

FIG. 18 illustrates one embodiment of a virtualization architecture withan IOMMU;

FIG. 19 illustrates one embodiment in which graphics processing isperformed on a server;

FIG. 20 illustrates one embodiment in which multiple graphics slicesinclude buffering and arbitration circuitry;

FIG. 21 illustrates multiple sets of buffers in accordance with oneembodiment;

FIG. 22 illustrates a method in accordance with one embodiment of theinvention;

FIG. 23 illustrates master and slave memory management units servicingdifferent sets of slices;

FIG. 24 illustrates a method in accordance with one embodiment of theinvention;

FIG. 25 illustrates one embodiment which uses process address spaceidentifier (PASID) values to address a large number of graphicsprocessing units (GPUs);

FIG. 26 illustrates a method in accordance with one embodiment of theinvention;

FIG. 27 illustrates an exemplary arrangement of guest base addressregisters (BARs) and host BARs;

FIG. 28 illustrates exemplary mappings from a page table entry into ahost physical address space;

FIG. 29 compares single level graphics translation tables withmulti-level translation tables; and

FIG. 30 illustrates one embodiment in which certain virtual machines areassigned single level graphics translation tables and other VMs areassigned multi-level translation tables.

DETAILED DESCRIPTION

In the following description, for the purposes of explanation, numerousspecific details are set forth in order to provide a thoroughunderstanding of the embodiments of the invention described below. Itwill be apparent, however, to one skilled in the art that theembodiments of the invention may be practiced without some of thesespecific details. In other instances, well-known structures and devicesare shown in block diagram form to avoid obscuring the underlyingprinciples of the embodiments of the invention.

Exemplary Graphics Processor Architectures and Data Types

System Overview

FIG. 1 is a block diagram of a processing system 100, according to anembodiment. In various embodiments the system 100 includes one or moreprocessors 102 and one or more graphics processors 108, and may be asingle processor desktop system, a multiprocessor workstation system, ora server system having a large number of processors 102 or processorcores 107. In one embodiment, the system 100 is a processing platformincorporated within a system-on-a-chip (SoC) integrated circuit for usein mobile, handheld, or embedded devices.

An embodiment of system 100 can include, or be incorporated within aserver-based gaming platform, a game console, including a game and mediaconsole, a mobile gaming console, a handheld game console, or an onlinegame console. In some embodiments system 100 is a mobile phone, smartphone, tablet computing device or mobile Internet device. Dataprocessing system 100 can also include, couple with, or be integratedwithin a wearable device, such as a smart watch wearable device, smarteyewear device, augmented reality device, or virtual reality device. Insome embodiments, data processing system 100 is a television or set topbox device having one or more processors 102 and a graphical interfacegenerated by one or more graphics processors 108.

In some embodiments, the one or more processors 102 each include one ormore processor cores 107 to process instructions which, when executed,perform operations for system and user software. In some embodiments,each of the one or more processor cores 107 is configured to process aspecific instruction set 109. In some embodiments, instruction set 109may facilitate Complex Instruction Set Computing (CISC), ReducedInstruction Set Computing (RISC), or computing via a Very LongInstruction Word (VLIW). Multiple processor cores 107 may each process adifferent instruction set 109, which may include instructions tofacilitate the emulation of other instruction sets. Processor core 107may also include other processing devices, such a Digital SignalProcessor (DSP).

In some embodiments, the processor 102 includes cache memory 104.Depending on the architecture, the processor 102 can have a singleinternal cache or multiple levels of internal cache. In someembodiments, the cache memory is shared among various components of theprocessor 102. In some embodiments, the processor 102 also uses anexternal cache (e.g., a Level-3 (L3) cache or Last Level Cache (LLC))(not shown), which may be shared among processor cores 107 using knowncache coherency techniques. A register file 106 is additionally includedin processor 102 which may include different types of registers forstoring different types of data (e.g., integer registers, floating pointregisters, status registers, and an instruction pointer register). Someregisters may be general-purpose registers, while other registers may bespecific to the design of the processor 102.

In some embodiments, processor 102 is coupled with a processor bus 110to transmit communication signals such as address, data, or controlsignals between processor 102 and other components in system 100. In oneembodiment the system 100 uses an exemplary ‘hub’ system architecture,including a memory controller hub 116 and an Input Output (I/O)controller hub 130. A memory controller hub 116 facilitatescommunication between a memory device and other components of system100, while an I/O Controller Hub (ICH) 130 provides connections to I/Odevices via a local I/O bus. In one embodiment, the logic of the memorycontroller hub 116 is integrated within the processor.

Memory device 120 can be a dynamic random access memory (DRAM) device, astatic random access memory (SRAM) device, flash memory device,phase-change memory device, or some other memory device having suitableperformance to serve as process memory. In one embodiment the memorydevice 120 can operate as system memory for the system 100, to storedata 122 and instructions 121 for use when the one or more processors102 executes an application or process. Memory controller hub 116 alsocouples with an optional external graphics processor 112, which maycommunicate with the one or more graphics processors 108 in processors102 to perform graphics and media operations.

In some embodiments, ICH 130 enables peripherals to connect to memorydevice 120 and processor 102 via a high-speed I/O bus. The I/Operipherals include, but are not limited to, an audio controller 146, afirmware interface 128, a wireless transceiver 126 (e.g., Wi-Fi,Bluetooth), a data storage device 124 (e.g., hard disk drive, flashmemory, etc.), and a legacy I/O controller 140 for coupling legacy(e.g., Personal System 2 (PS/2)) devices to the system. One or moreUniversal Serial Bus (USB) controllers 142 connect input devices, suchas keyboard and mouse 144 combinations. A network controller 134 mayalso couple with ICH 130. In some embodiments, a high-performancenetwork controller (not shown) couples with processor bus 110. It willbe appreciated that the system 100 shown is exemplary and not limiting,as other types of data processing systems that are differentlyconfigured may also be used. For example, the I/O controller hub 130 maybe integrated within the one or more processor 102, or the memorycontroller hub 116 and I/O controller hub 130 may be integrated into adiscreet external graphics processor, such as the external graphicsprocessor 112.

FIG. 2 is a block diagram of an embodiment of a processor 200 having oneor more processor cores 202A-202N, an integrated memory controller 214,and an integrated graphics processor 208. Those elements of FIG. 2having the same reference numbers (or names) as the elements of anyother figure herein can operate or function in any manner similar tothat described elsewhere herein, but are not limited to such. Processor200 can include additional cores up to and including additional core202N represented by the dashed lined boxes. Each of processor cores202A-202N includes one or more internal cache units 204A-204N. In someembodiments each processor core also has access to one or more sharedcached units 206.

The internal cache units 204A-204N and shared cache units 206 representa cache memory hierarchy within the processor 200. The cache memoryhierarchy may include at least one level of instruction and data cachewithin each processor core and one or more levels of shared mid-levelcache, such as a Level 2 (L2), Level 3 (L3), Level 4 (L4), or otherlevels of cache, where the highest level of cache before external memoryis classified as the LLC. In some embodiments, cache coherency logicmaintains coherency between the various cache units 206 and 204A-204N.

In some embodiments, processor 200 may also include a set of one or morebus controller units 216 and a system agent core 210. The one or morebus controller units 216 manage a set of peripheral buses, such as oneor more Peripheral Component Interconnect buses (e.g., PCI, PCIExpress). System agent core 210 provides management functionality forthe various processor components. In some embodiments, system agent core210 includes one or more integrated memory controllers 214 to manageaccess to various external memory devices (not shown).

In some embodiments, one or more of the processor cores 202A-202Ninclude support for simultaneous multi-threading. In such embodiment,the system agent core 210 includes components for coordinating andoperating cores 202A-202N during multi-threaded processing. System agentcore 210 may additionally include a power control unit (PCU), whichincludes logic and components to regulate the power state of processorcores 202A-202N and graphics processor 208.

In some embodiments, processor 200 additionally includes graphicsprocessor 208 to execute graphics processing operations. In someembodiments, the graphics processor 208 couples with the set of sharedcache units 206, and the system agent core 210, including the one ormore integrated memory controllers 214. In some embodiments, a displaycontroller 211 is coupled with the graphics processor 208 to drivegraphics processor output to one or more coupled displays. In someembodiments, display controller 211 may be a separate module coupledwith the graphics processor via at least one interconnect, or may beintegrated within the graphics processor 208 or system agent core 210.

In some embodiments, a ring based interconnect unit 212 is used tocouple the internal components of the processor 200. However, analternative interconnect unit may be used, such as a point-to-pointinterconnect, a switched interconnect, or other techniques, includingtechniques well known in the art. In some embodiments, graphicsprocessor 208 couples with the ring interconnect 212 via an I/O link213.

The exemplary I/O link 213 represents at least one of multiple varietiesof I/O interconnects, including an on package I/O interconnect whichfacilitates communication between various processor components and ahigh-performance embedded memory module 218, such as an eDRAM module. Insome embodiments, each of the processor cores 202A-202N and graphicsprocessor 208 use embedded memory modules 218 as a shared Last LevelCache.

In some embodiments, processor cores 202A-202N are homogenous coresexecuting the same instruction set architecture. In another embodiment,processor cores 202A-202N are heterogeneous in terms of instruction setarchitecture (ISA), where one or more of processor cores 202A-202Nexecute a first instruction set, while at least one of the other coresexecutes a subset of the first instruction set or a differentinstruction set. In one embodiment processor cores 202A-202N areheterogeneous in terms of microarchitecture, where one or more coreshaving a relatively higher power consumption couple with one or morepower cores having a lower power consumption. Additionally, processor200 can be implemented on one or more chips or as an SoC integratedcircuit having the illustrated components, in addition to othercomponents.

FIG. 3 is a block diagram of a graphics processor 300, which may be adiscrete graphics processing unit, or may be a graphics processorintegrated with a plurality of processing cores. In some embodiments,the graphics processor communicates via a memory mapped I/O interface toregisters on the graphics processor and with commands placed into theprocessor memory. In some embodiments, graphics processor 300 includes amemory interface 314 to access memory. Memory interface 314 can be aninterface to local memory, one or more internal caches, one or moreshared external caches, and/or to system memory.

In some embodiments, graphics processor 300 also includes a displaycontroller 302 to drive display output data to a display device 320.Display controller 302 includes hardware for one or more overlay planesfor the display and composition of multiple layers of video or userinterface elements. In some embodiments, graphics processor 300 includesa video codec engine 306 to encode, decode, or transcode media to, from,or between one or more media encoding formats, including, but notlimited to Moving Picture Experts Group (MPEG) formats such as MPEG-2,Advanced Video Coding (AVC) formats such as H.264/MPEG-4 AVC, as well asthe Society of Motion Picture & Television Engineers (SMPTE) 421 M/VC-1,and Joint Photographic Experts Group (JPEG) formats such as JPEG, andMotion JPEG (MJPEG) formats.

In some embodiments, graphics processor 300 includes a block imagetransfer (BLIT) engine 304 to perform two-dimensional (2D) rasterizeroperations including, for example, bit-boundary block transfers.However, in one embodiment, 2D graphics operations are performed usingone or more components of graphics processing engine (GPE) 310. In someembodiments, GPE 310 is a compute engine for performing graphicsoperations, including three-dimensional (3D) graphics operations andmedia operations.

In some embodiments, GPE 310 includes a 3D pipeline 312 for performing3D operations, such as rendering three-dimensional images and scenesusing processing functions that act upon 3D primitive shapes (e.g.,rectangle, triangle, etc.). The 3D pipeline 312 includes programmableand fixed function elements that perform various tasks within theelement and/or spawn execution threads to a 3D/Media sub-system 315.While 3D pipeline 312 can be used to perform media operations, anembodiment of GPE 310 also includes a media pipeline 316 that isspecifically used to perform media operations, such as videopost-processing and image enhancement.

In some embodiments, media pipeline 316 includes fixed function orprogrammable logic units to perform one or more specialized mediaoperations, such as video decode acceleration, video de-interlacing, andvideo encode acceleration in place of, or on behalf of video codecengine 306. In some embodiments, media pipeline 316 additionallyincludes a thread spawning unit to spawn threads for execution on3D/Media sub-system 315. The spawned threads perform computations forthe media operations on one or more graphics execution units included in3D/Media sub-system 315.

In some embodiments, 3D/Media subsystem 315 includes logic for executingthreads spawned by 3D pipeline 312 and media pipeline 316. In oneembodiment, the pipelines send thread execution requests to 3D/Mediasubsystem 315, which includes thread dispatch logic for arbitrating anddispatching the various requests to available thread executionresources. The execution resources include an array of graphicsexecution units to process the 3D and media threads. In someembodiments, 3D/Media subsystem 315 includes one or more internal cachesfor thread instructions and data. In some embodiments, the subsystemalso includes shared memory, including registers and addressable memory,to share data between threads and to store output data.

Graphics Processing Engine

FIG. 4 is a block diagram of a graphics processing engine 410 of agraphics processor in accordance with some embodiments. In oneembodiment, the graphics processing engine (GPE) 410 is a version of theGPE 310 shown in FIG. 3. Elements of FIG. 4 having the same referencenumbers (or names) as the elements of any other figure herein canoperate or function in any manner similar to that described elsewhereherein, but are not limited to such. For example, the 3D pipeline 312and media pipeline 316 of FIG. 3 are illustrated. The media pipeline 316is optional in some embodiments of the GPE 410 and may not be explicitlyincluded within the GPE 410. For example and in at least one embodiment,a separate media and/or image processor is coupled to the GPE 410.

In some embodiments, GPE 410 couples with or includes a command streamer403, which provides a command stream to the 3D pipeline 312 and/or mediapipelines 316. In some embodiments, command streamer 403 is coupled withmemory, which can be system memory, or one or more of internal cachememory and shared cache memory. In some embodiments, command streamer403 receives commands from the memory and sends the commands to 3Dpipeline 312 and/or media pipeline 316. The commands are directivesfetched from a ring buffer, which stores commands for the 3D pipeline312 and media pipeline 316. In one embodiment, the ring buffer canadditionally include batch command buffers storing batches of multiplecommands. The commands for the 3D pipeline 312 can also includereferences to data stored in memory, such as but not limited to vertexand geometry data for the 3D pipeline 312 and/or image data and memoryobjects for the media pipeline 316. The 3D pipeline 312 and mediapipeline 316 process the commands and data by performing operations vialogic within the respective pipelines or by dispatching one or moreexecution threads to a graphics core array 414.

In various embodiments the 3D pipeline 312 can execute one or moreshader programs, such as vertex shaders, geometry shaders, pixelshaders, fragment shaders, compute shaders, or other shader programs, byprocessing the instructions and dispatching execution threads to thegraphics core array 414. The graphics core array 414 provides a unifiedblock of execution resources. Multi-purpose execution logic (e.g.,execution units) within the graphic core array 414 includes support forvarious 3D API shader languages and can execute multiple simultaneousexecution threads associated with multiple shaders.

In some embodiments the graphics core array 414 also includes executionlogic to perform media functions, such as video and/or image processing.In one embodiment, the execution units additionally includegeneral-purpose logic that is programmable to perform parallel generalpurpose computational operations, in addition to graphics processingoperations. The general purpose logic can perform processing operationsin parallel or in conjunction with general purpose logic within theprocessor core(s) 107 of FIG. 1 or core 202A-202N as in FIG. 2.

Output data generated by threads executing on the graphics core array414 can output data to memory in a unified return buffer (URB) 418. TheURB 418 can store data for multiple threads. In some embodiments the URB418 may be used to send data between different threads executing on thegraphics core array 414. In some embodiments the URB 418 mayadditionally be used for synchronization between threads on the graphicscore array and fixed function logic within the shared function logic420.

In some embodiments, graphics core array 414 is scalable, such that thearray includes a variable number of graphics cores, each having avariable number of execution units based on the target power andperformance level of GPE 410. In one embodiment the execution resourcesare dynamically scalable, such that execution resources may be enabledor disabled as needed.

The graphics core array 414 couples with shared function logic 420 thatincludes multiple resources that are shared between the graphics coresin the graphics core array. The shared functions within the sharedfunction logic 420 are hardware logic units that provide specializedsupplemental functionality to the graphics core array 414. In variousembodiments, shared function logic 420 includes but is not limited tosampler 421, math 422, and inter-thread communication (ITC) 423 logic.Additionally, some embodiments implement one or more cache(s) 425 withinthe shared function logic 420. A shared function is implemented wherethe demand for a given specialized function is insufficient forinclusion within the graphics core array 414. Instead a singleinstantiation of that specialized function is implemented as astand-alone entity in the shared function logic 420 and shared among theexecution resources within the graphics core array 414. The precise setof functions that are shared between the graphics core array 414 andincluded within the graphics core array 414 varies between embodiments.

FIG. 5 is a block diagram of another embodiment of a graphics processor500. Elements of FIG. 5 having the same reference numbers (or names) asthe elements of any other figure herein can operate or function in anymanner similar to that described elsewhere herein, but are not limitedto such.

In some embodiments, graphics processor 500 includes a ring interconnect502, a pipeline front-end 504, a media engine 537, and graphics cores580A-580N. In some embodiments, ring interconnect 502 couples thegraphics processor to other processing units, including other graphicsprocessors or one or more general-purpose processor cores. In someembodiments, the graphics processor is one of many processors integratedwithin a multi-core processing system.

In some embodiments, graphics processor 500 receives batches of commandsvia ring interconnect 502. The incoming commands are interpreted by acommand streamer 503 in the pipeline front-end 504. In some embodiments,graphics processor 500 includes scalable execution logic to perform 3Dgeometry processing and media processing via the graphics core(s)580A-580N. For 3D geometry processing commands, command streamer 503supplies commands to geometry pipeline 536. For at least some mediaprocessing commands, command streamer 503 supplies the commands to avideo front end 534, which couples with a media engine 537. In someembodiments, media engine 537 includes a Video Quality Engine (VQE) 530for video and image post-processing and a multi-format encode/decode(MFX) 533 engine to provide hardware-accelerated media data encode anddecode. In some embodiments, geometry pipeline 536 and media engine 537each generate execution threads for the thread execution resourcesprovided by at least one graphics core 580A.

In some embodiments, graphics processor 500 includes scalable threadexecution resources featuring modular cores 580A-580N (sometimesreferred to as core slices), each having multiple sub-cores 550A-550N,560A-560N (sometimes referred to as core sub-slices). In someembodiments, graphics processor 500 can have any number of graphicscores 580A through 580N. In some embodiments, graphics processor 500includes a graphics core 580A having at least a first sub-core 550A anda second sub-core 560A. In other embodiments, the graphics processor isa low power processor with a single sub-core (e.g., 550A). In someembodiments, graphics processor 500 includes multiple graphics cores580A-580N, each including a set of first sub-cores 550A-550N and a setof second sub-cores 560A-560N. Each sub-core in the set of firstsub-cores 550A-550N includes at least a first set of execution units552A-552N and media/texture samplers 554A-554N. Each sub-core in the setof second sub-cores 560A-560N includes at least a second set ofexecution units 562A-562N and samplers 564A-564N. In some embodiments,each sub-core 550A-550N, 560A-560N shares a set of shared resources570A-570N. In some embodiments, the shared resources include sharedcache memory and pixel operation logic. Other shared resources may alsobe included in the various embodiments of the graphics processor.

Execution Units

FIG. 6 illustrates thread execution logic 600 including an array ofprocessing elements employed in some embodiments of a GPE. Elements ofFIG. 6 having the same reference numbers (or names) as the elements ofany other figure herein can operate or function in any manner similar tothat described elsewhere herein, but are not limited to such.

In some embodiments, thread execution logic 600 includes a shaderprocessor 602, a thread dispatcher 604, instruction cache 606, ascalable execution unit array including a plurality of execution units608A-608N, a sampler 610, a data cache 612, and a data port 614. In oneembodiment the scalable execution unit array can dynamically scale byenabling or disabling one or more execution units (e.g., any ofexecution unit 608A, 608B, 608C, 608D, through 608N−1 and 608N) based onthe computational requirements of a workload. In one embodiment theincluded components are interconnected via an interconnect fabric thatlinks to each of the components. In some embodiments, thread executionlogic 600 includes one or more connections to memory, such as systemmemory or cache memory, through one or more of instruction cache 606,data port 614, sampler 610, and execution units 608A-608N. In someembodiments, each execution unit (e.g. 608A) is a stand-aloneprogrammable general purpose computational unit that is capable ofexecuting multiple simultaneous hardware threads while processingmultiple data elements in parallel for each thread. In variousembodiments, the array of execution units 608A-608N is scalable toinclude any number individual execution units.

In some embodiments, the execution units 608A-608N are primarily used toexecute shader programs. A shader processor 602 can process the variousshader programs and dispatch execution threads associated with theshader programs via a thread dispatcher 604. In one embodiment thethread dispatcher includes logic to arbitrate thread initiation requestsfrom the graphics and media pipelines and instantiate the requestedthreads on one or more execution unit in the execution units 608A-608N.For example, the geometry pipeline (e.g., 536 of FIG. 5) can dispatchvertex, tessellation, or geometry shaders to the thread execution logic600 (FIG. 6) for processing. In some embodiments, thread dispatcher 604can also process runtime thread spawning requests from the executingshader programs.

In some embodiments, the execution units 608A-608N support aninstruction set that includes native support for many standard 3Dgraphics shader instructions, such that shader programs from graphicslibraries (e.g., Direct 3D and OpenGL) are executed with a minimaltranslation. The execution units support vertex and geometry processing(e.g., vertex programs, geometry programs, vertex shaders), pixelprocessing (e.g., pixel shaders, fragment shaders) and general-purposeprocessing (e.g., compute and media shaders). Each of the executionunits 608A-608N is capable of multi-issue single instruction multipledata (SIMD) execution and multi-threaded operation enables an efficientexecution environment in the face of higher latency memory accesses.Each hardware thread within each execution unit has a dedicatedhigh-bandwidth register file and associated independent thread-state.Execution is multi-issue per clock to pipelines capable of integer,single and double precision floating point operations, SIMD branchcapability, logical operations, transcendental operations, and othermiscellaneous operations. While waiting for data from memory or one ofthe shared functions, dependency logic within the execution units608A-608N causes a waiting thread to sleep until the requested data hasbeen returned. While the waiting thread is sleeping, hardware resourcesmay be devoted to processing other threads. For example, during a delayassociated with a vertex shader operation, an execution unit can performoperations for a pixel shader, fragment shader, or another type ofshader program, including a different vertex shader.

Each execution unit in execution units 608A-608N operates on arrays ofdata elements. The number of data elements is the “execution size,” orthe number of channels for the instruction. An execution channel is alogical unit of execution for data element access, masking, and flowcontrol within instructions. The number of channels may be independentof the number of physical Arithmetic Logic Units (ALUs) or FloatingPoint Units (FPUs) for a particular graphics processor. In someembodiments, execution units 608A-608N support integer andfloating-point data types.

The execution unit instruction set includes SIMD instructions. Thevarious data elements can be stored as a packed data type in a registerand the execution unit will process the various elements based on thedata size of the elements. For example, when operating on a 256-bit widevector, the 256 bits of the vector are stored in a register and theexecution unit operates on the vector as four separate 64-bit packeddata elements (Quad-Word (QW) size data elements), eight separate 32-bitpacked data elements (Double Word (DW) size data elements), sixteenseparate 16-bit packed data elements (Word (W) size data elements), orthirty-two separate 8-bit data elements (byte (B) size data elements).However, different vector widths and register sizes are possible.

One or more internal instruction caches (e.g., 606) are included in thethread execution logic 600 to cache thread instructions for theexecution units. In some embodiments, one or more data caches (e.g.,612) are included to cache thread data during thread execution. In someembodiments, a sampler 610 is included to provide texture sampling for3D operations and media sampling for media operations. In someembodiments, sampler 610 includes specialized texture or media samplingfunctionality to process texture or media data during the samplingprocess before providing the sampled data to an execution unit.

During execution, the graphics and media pipelines send threadinitiation requests to thread execution logic 600 via thread spawningand dispatch logic. Once a group of geometric objects has been processedand rasterized into pixel data, pixel processor logic (e.g., pixelshader logic, fragment shader logic, etc.) within the shader processor602 is invoked to further compute output information and cause resultsto be written to output surfaces (e.g., color buffers, depth buffers,stencil buffers, etc.). In some embodiments, a pixel shader or fragmentshader calculates the values of the various vertex attributes that areto be interpolated across the rasterized object. In some embodiments,pixel processor logic within the shader processor 602 then executes anapplication programming interface (API)-supplied pixel or fragmentshader program. To execute the shader program, the shader processor 602dispatches threads to an execution unit (e.g., 608A) via threaddispatcher 604. In some embodiments, pixel shader 602 uses texturesampling logic in the sampler 610 to access texture data in texture mapsstored in memory. Arithmetic operations on the texture data and theinput geometry data compute pixel color data for each geometricfragment, or discards one or more pixels from further processing.

In some embodiments, the data port 614 provides a memory accessmechanism for the thread execution logic 600 output processed data tomemory for processing on a graphics processor output pipeline. In someembodiments, the data port 614 includes or couples to one or more cachememories (e.g., data cache 612) to cache data for memory access via thedata port.

FIG. 7 is a block diagram illustrating a graphics processor instructionformats 700 according to some embodiments. In one or more embodiment,the graphics processor execution units support an instruction set havinginstructions in multiple formats. The solid lined boxes illustrate thecomponents that are generally included in an execution unit instruction,while the dashed lines include components that are optional or that areonly included in a sub-set of the instructions. In some embodiments,instruction format 700 described and illustrated are macro-instructions,in that they are instructions supplied to the execution unit, as opposedto micro-operations resulting from instruction decode once theinstruction is processed.

In some embodiments, the graphics processor execution units nativelysupport instructions in a 128-bit instruction format 710. A 64-bitcompacted instruction format 730 is available for some instructionsbased on the selected instruction, instruction options, and number ofoperands. The native 128-bit instruction format 710 provides access toall instruction options, while some options and operations arerestricted in the 64-bit instruction format 730. The native instructionsavailable in the 64-bit instruction format 730 vary by embodiment. Insome embodiments, the instruction is compacted in part using a set ofindex values in an index field 713. The execution unit hardwarereferences a set of compaction tables based on the index values and usesthe compaction table outputs to reconstruct a native instruction in the128-bit instruction format 710.

For each format, instruction opcode 712 defines the operation that theexecution unit is to perform. The execution units execute eachinstruction in parallel across the multiple data elements of eachoperand. For example, in response to an add instruction the executionunit performs a simultaneous add operation across each color channelrepresenting a texture element or picture element. By default, theexecution unit performs each instruction across all data channels of theoperands. In some embodiments, instruction control field 714 enablescontrol over certain execution options, such as channels selection(e.g., predication) and data channel order (e.g., swizzle). Forinstructions in the 128-bit instruction format 710 an exec-size field716 limits the number of data channels that will be executed inparallel. In some embodiments, exec-size field 716 is not available foruse in the 64-bit compact instruction format 730.

Some execution unit instructions have up to three operands including twosource operands, src0 720, src1 722, and one destination 718. In someembodiments, the execution units support dual destination instructions,where one of the destinations is implied. Data manipulation instructionscan have a third source operand (e.g., SRC2 724), where the instructionopcode 712 determines the number of source operands. An instruction'slast source operand can be an immediate (e.g., hard-coded) value passedwith the instruction.

In some embodiments, the 128-bit instruction format 710 includes anaccess/address mode field 726 specifying, for example, whether directregister addressing mode or indirect register addressing mode is used.When direct register addressing mode is used, the register address ofone or more operands is directly provided by bits in the instruction.

In some embodiments, the 128-bit instruction format 710 includes anaccess/address mode field 726, which specifies an address mode and/or anaccess mode for the instruction. In one embodiment the access mode isused to define a data access alignment for the instruction. Someembodiments support access modes including a 16-byte aligned access modeand a 1-byte aligned access mode, where the byte alignment of the accessmode determines the access alignment of the instruction operands. Forexample, when in a first mode, the instruction may use byte-alignedaddressing for source and destination operands and when in a secondmode, the instruction may use 16-byte-aligned addressing for all sourceand destination operands.

In one embodiment, the address mode portion of the access/address modefield 726 determines whether the instruction is to use direct orindirect addressing. When direct register addressing mode is used bitsin the instruction directly provide the register address of one or moreoperands. When indirect register addressing mode is used, the registeraddress of one or more operands may be computed based on an addressregister value and an address immediate field in the instruction.

In some embodiments instructions are grouped based on opcode 712bit-fields to simplify Opcode decode 740. For an 8-bit opcode, bits 4,5, and 6 allow the execution unit to determine the type of opcode. Theprecise opcode grouping shown is merely an example. In some embodiments,a move and logic opcode group 742 includes data movement and logicinstructions (e.g., move (mov), compare (cmp)). In some embodiments,move and logic group 742 shares the five most significant bits (MSB),where move (mov) instructions are in the form of 0000xxxxb and logicinstructions are in the form of 0001xxxxb. A flow control instructiongroup 744 (e.g., call, jump (jmp)) includes instructions in the form of0010xxxxb (e.g., 0x20). A miscellaneous instruction group 746 includes amix of instructions, including synchronization instructions (e.g., wait,send) in the form of 0011xxxxb (e.g., 0x30). A parallel math instructiongroup 748 includes component-wise arithmetic instructions (e.g., add,multiply (mul)) in the form of 0100xxxxb (e.g., 0x40). The parallel mathgroup 748 performs the arithmetic operations in parallel across datachannels. The vector math group 750 includes arithmetic instructions(e.g., dp4) in the form of 0101xxxxb (e.g., 0x50). The vector math groupperforms arithmetic such as dot product calculations on vector operands.

Graphics Pipeline

FIG. 8 is a block diagram of another embodiment of a graphics processor800. Elements of FIG. 8 having the same reference numbers (or names) asthe elements of any other figure herein can operate or function in anymanner similar to that described elsewhere herein, but are not limitedto such.

In some embodiments, graphics processor 800 includes a graphics pipeline820, a media pipeline 830, a display engine 840, thread execution logic850, and a render output pipeline 870. In some embodiments, graphicsprocessor 800 is a graphics processor within a multi-core processingsystem that includes one or more general purpose processing cores. Thegraphics processor is controlled by register writes to one or morecontrol registers (not shown) or via commands issued to graphicsprocessor 800 via a ring interconnect 802. In some embodiments, ringinterconnect 802 couples graphics processor 800 to other processingcomponents, such as other graphics processors or general-purposeprocessors. Commands from ring interconnect 802 are interpreted by acommand streamer 803, which supplies instructions to individualcomponents of graphics pipeline 820 or media pipeline 830.

In some embodiments, command streamer 803 directs the operation of avertex fetcher 805 that reads vertex data from memory and executesvertex-processing commands provided by command streamer 803. In someembodiments, vertex fetcher 805 provides vertex data to a vertex shader807, which performs coordinate space transformation and lightingoperations to each vertex. In some embodiments, vertex fetcher 805 andvertex shader 807 execute vertex-processing instructions by dispatchingexecution threads to execution units 852A-852B via a thread dispatcher831.

In some embodiments, execution units 852A-852B are an array of vectorprocessors having an instruction set for performing graphics and mediaoperations. In some embodiments, execution units 852A-852B have anattached L1 cache 851 that is specific for each array or shared betweenthe arrays. The cache can be configured as a data cache, an instructioncache, or a single cache that is partitioned to contain data andinstructions in different partitions.

In some embodiments, graphics pipeline 820 includes tessellationcomponents to perform hardware-accelerated tessellation of 3D objects.In some embodiments, a programmable hull shader 811 configures thetessellation operations. A programmable domain shader 817 providesback-end evaluation of tessellation output. A tessellator 813 operatesat the direction of hull shader 811 and contains special purpose logicto generate a set of detailed geometric objects based on a coarsegeometric model that is provided as input to graphics pipeline 820. Insome embodiments, if tessellation is not used, tessellation components(e.g., hull shader 811, tessellator 813, and domain shader 817) can bebypassed.

In some embodiments, complete geometric objects can be processed by ageometry shader 819 via one or more threads dispatched to executionunits 852A-852B, or can proceed directly to the clipper 829. In someembodiments, the geometry shader operates on entire geometric objects,rather than vertices or patches of vertices as in previous stages of thegraphics pipeline. If the tessellation is disabled the geometry shader819 receives input from the vertex shader 807. In some embodiments,geometry shader 819 is programmable by a geometry shader program toperform geometry tessellation if the tessellation units are disabled.

Before rasterization, a clipper 829 processes vertex data. The clipper829 may be a fixed function clipper or a programmable clipper havingclipping and geometry shader functions. In some embodiments, arasterizer and depth test component 873 in the render output pipeline870 dispatches pixel shaders to convert the geometric objects into theirper pixel representations. In some embodiments, pixel shader logic isincluded in thread execution logic 850. In some embodiments, anapplication can bypass the rasterizer and depth test component 873 andaccess un-rasterized vertex data via a stream out unit 823.

The graphics processor 800 has an interconnect bus, interconnect fabric,or some other interconnect mechanism that allows data and messagepassing amongst the major components of the processor. In someembodiments, execution units 852A-852B and associated cache(s) 851,texture and media sampler 854, and texture/sampler cache 858interconnect via a data port 856 to perform memory access andcommunicate with render output pipeline components of the processor. Insome embodiments, sampler 854, caches 851, 858 and execution units852A-852B each have separate memory access paths.

In some embodiments, render output pipeline 870 contains a rasterizerand depth test component 873 that converts vertex-based objects into anassociated pixel-based representation. In some embodiments, therasterizer logic includes a windower/masker unit to perform fixedfunction triangle and line rasterization. An associated render cache 878and depth cache 879 are also available in some embodiments. A pixeloperations component 877 performs pixel-based operations on the data,though in some instances, pixel operations associated with 2D operations(e.g. bit block image transfers with blending) are performed by the 2Dengine 841, or substituted at display time by the display controller 843using overlay display planes. In some embodiments, a shared L3 cache 875is available to all graphics components, allowing the sharing of datawithout the use of main system memory.

In some embodiments, graphics processor media pipeline 830 includes amedia engine 837 and a video front end 834. In some embodiments, videofront end 834 receives pipeline commands from the command streamer 803.In some embodiments, media pipeline 830 includes a separate commandstreamer. In some embodiments, video front-end 834 processes mediacommands before sending the command to the media engine 837. In someembodiments, media engine 837 includes thread spawning functionality tospawn threads for dispatch to thread execution logic 850 via threaddispatcher 831.

In some embodiments, graphics processor 800 includes a display engine840. In some embodiments, display engine 840 is external to processor800 and couples with the graphics processor via the ring interconnect802, or some other interconnect bus or fabric. In some embodiments,display engine 840 includes a 2D engine 841 and a display controller843. In some embodiments, display engine 840 contains special purposelogic capable of operating independently of the 3D pipeline. In someembodiments, display controller 843 couples with a display device (notshown), which may be a system integrated display device, as in a laptopcomputer, or an external display device attached via a display deviceconnector.

In some embodiments, graphics pipeline 820 and media pipeline 830 areconfigurable to perform operations based on multiple graphics and mediaprogramming interfaces and are not specific to any one applicationprogramming interface (API). In some embodiments, driver software forthe graphics processor translates API calls that are specific to aparticular graphics or media library into commands that can be processedby the graphics processor. In some embodiments, support is provided forthe Open Graphics Library (OpenGL), Open Computing Language (OpenCL),and/or Vulkan graphics and compute API, all from the Khronos Group. Insome embodiments, support may also be provided for the Direct3D libraryfrom the Microsoft Corporation. In some embodiments, a combination ofthese libraries may be supported. Support may also be provided for theOpen Source Computer Vision Library (OpenCV). A future API with acompatible 3D pipeline would also be supported if a mapping can be madefrom the pipeline of the future API to the pipeline of the graphicsprocessor.

Graphics Pipeline Programming

FIG. 9A is a block diagram illustrating a graphics processor commandformat 900 according to some embodiments. FIG. 9B is a block diagramillustrating a graphics processor command sequence 910 according to anembodiment. The solid lined boxes in FIG. 9A illustrate the componentsthat are generally included in a graphics command while the dashed linesinclude components that are optional or that are only included in asub-set of the graphics commands. The exemplary graphics processorcommand format 900 of FIG. 9A includes data fields to identify a targetclient 902 of the command, a command operation code (opcode) 904, andthe relevant data 906 for the command. A sub-opcode 905 and a commandsize 908 are also included in some commands.

In some embodiments, client 902 specifies the client unit of thegraphics device that processes the command data. In some embodiments, agraphics processor command parser examines the client field of eachcommand to condition the further processing of the command and route thecommand data to the appropriate client unit. In some embodiments, thegraphics processor client units include a memory interface unit, arender unit, a 2D unit, a 3D unit, and a media unit. Each client unithas a corresponding processing pipeline that processes the commands.Once the command is received by the client unit, the client unit readsthe opcode 904 and, if present, sub-opcode 905 to determine theoperation to perform. The client unit performs the command usinginformation in data field 906. For some commands an explicit commandsize 908 is expected to specify the size of the command. In someembodiments, the command parser automatically determines the size of atleast some of the commands based on the command opcode. In someembodiments commands are aligned via multiples of a double word.

The flow diagram in FIG. 9B shows an exemplary graphics processorcommand sequence 910. In some embodiments, software or firmware of adata processing system that features an embodiment of a graphicsprocessor uses a version of the command sequence shown to set up,execute, and terminate a set of graphics operations. A sample commandsequence is shown and described for purposes of example only asembodiments are not limited to these specific commands or to thiscommand sequence. Moreover, the commands may be issued as batch ofcommands in a command sequence, such that the graphics processor willprocess the sequence of commands in at least partially concurrence.

In some embodiments, the graphics processor command sequence 910 maybegin with a pipeline flush command 912 to cause any active graphicspipeline to complete the currently pending commands for the pipeline. Insome embodiments, the 3D pipeline 922 and the media pipeline 924 do notoperate concurrently. The pipeline flush is performed to cause theactive graphics pipeline to complete any pending commands. In responseto a pipeline flush, the command parser for the graphics processor willpause command processing until the active drawing engines completepending operations and the relevant read caches are invalidated.Optionally, any data in the render cache that is marked ‘dirty’ can beflushed to memory. In some embodiments, pipeline flush command 912 canbe used for pipeline synchronization or before placing the graphicsprocessor into a low power state.

In some embodiments, a pipeline select command 913 is used when acommand sequence requires the graphics processor to explicitly switchbetween pipelines. In some embodiments, a pipeline select command 913 isrequired only once within an execution context before issuing pipelinecommands unless the context is to issue commands for both pipelines. Insome embodiments, a pipeline flush command 912 is required immediatelybefore a pipeline switch via the pipeline select command 913.

In some embodiments, a pipeline control command 914 configures agraphics pipeline for operation and is used to program the 3D pipeline922 and the media pipeline 924. In some embodiments, pipeline controlcommand 914 configures the pipeline state for the active pipeline. Inone embodiment, the pipeline control command 914 is used for pipelinesynchronization and to clear data from one or more cache memories withinthe active pipeline before processing a batch of commands.

In some embodiments, commands for the return buffer state 916 are usedto configure a set of return buffers for the respective pipelines towrite data. Some pipeline operations require the allocation, selection,or configuration of one or more return buffers into which the operationswrite intermediate data during processing. In some embodiments, thegraphics processor also uses one or more return buffers to store outputdata and to perform cross thread communication. In some embodiments,configuring the return buffer state 916 includes selecting the size andnumber of return buffers to use for a set of pipeline operations.

The remaining commands in the command sequence differ based on theactive pipeline for operations. Based on a pipeline determination 920,the command sequence is tailored to the 3D pipeline 922 beginning withthe 3D pipeline state 930 or the media pipeline 924 beginning at themedia pipeline state 940.

The commands to configure the 3D pipeline state 930 include 3D statesetting commands for vertex buffer state, vertex element state, constantcolor state, depth buffer state, and other state variables that are tobe configured before 3D primitive commands are processed. The values ofthese commands are determined at least in part based on the particular3D API in use. In some embodiments, 3D pipeline state 930 commands arealso able to selectively disable or bypass certain pipeline elements ifthose elements will not be used.

In some embodiments, 3D primitive 932 command is used to submit 3Dprimitives to be processed by the 3D pipeline. Commands and associatedparameters that are passed to the graphics processor via the 3Dprimitive 932 command are forwarded to the vertex fetch function in thegraphics pipeline. The vertex fetch function uses the 3D primitive 932command data to generate vertex data structures. The vertex datastructures are stored in one or more return buffers. In someembodiments, 3D primitive 932 command is used to perform vertexoperations on 3D primitives via vertex shaders. To process vertexshaders, 3D pipeline 922 dispatches shader execution threads to graphicsprocessor execution units.

In some embodiments, 3D pipeline 922 is triggered via an execute 934command or event. In some embodiments, a register write triggers commandexecution. In some embodiments execution is triggered via a ‘go’ or‘kick’ command in the command sequence. In one embodiment, commandexecution is triggered using a pipeline synchronization command to flushthe command sequence through the graphics pipeline. The 3D pipeline willperform geometry processing for the 3D primitives. Once operations arecomplete, the resulting geometric objects are rasterized and the pixelengine colors the resulting pixels. Additional commands to control pixelshading and pixel back end operations may also be included for thoseoperations.

In some embodiments, the graphics processor command sequence 910 followsthe media pipeline 924 path when performing media operations. Ingeneral, the specific use and manner of programming for the mediapipeline 924 depends on the media or compute operations to be performed.Specific media decode operations may be offloaded to the media pipelineduring media decode. In some embodiments, the media pipeline can also bebypassed and media decode can be performed in whole or in part usingresources provided by one or more general purpose processing cores. Inone embodiment, the media pipeline also includes elements forgeneral-purpose graphics processor unit (GPGPU) operations, where thegraphics processor is used to perform SIMD vector operations usingcomputational shader programs that are not explicitly related to therendering of graphics primitives.

In some embodiments, media pipeline 924 is configured in a similarmanner as the 3D pipeline 922. A set of commands to configure the mediapipeline state 940 are dispatched or placed into a command queue beforethe media object commands 942. In some embodiments, commands for themedia pipeline state 940 include data to configure the media pipelineelements that will be used to process the media objects. This includesdata to configure the video decode and video encode logic within themedia pipeline, such as encode or decode format. In some embodiments,commands for the media pipeline state 940 also support the use of one ormore pointers to “indirect” state elements that contain a batch of statesettings.

In some embodiments, media object commands 942 supply pointers to mediaobjects for processing by the media pipeline. The media objects includememory buffers containing video data to be processed. In someembodiments, all media pipeline states must be valid before issuing amedia object command 942. Once the pipeline state is configured andmedia object commands 942 are queued, the media pipeline 924 istriggered via an execute command 944 or an equivalent execute event(e.g., register write). Output from media pipeline 924 may then be postprocessed by operations provided by the 3D pipeline 922 or the mediapipeline 924. In some embodiments, GPGPU operations are configured andexecuted in a similar manner as media operations.

Graphics Software Architecture

FIG. 10 illustrates exemplary graphics software architecture for a dataprocessing system 1000 according to some embodiments. In someembodiments, software architecture includes a 3D graphics application1010, an operating system 1020, and at least one processor 1030. In someembodiments, processor 1030 includes a graphics processor 1032 and oneor more general-purpose processor core(s) 1034. The graphics application1010 and operating system 1020 each execute in the system memory 1050 ofthe data processing system.

In some embodiments, 3D graphics application 1010 contains one or moreshader programs including shader instructions 1012. The shader languageinstructions may be in a high-level shader language, such as the HighLevel Shader Language (HLSL) or the OpenGL Shader Language (GLSL). Theapplication also includes executable instructions 1014 in a machinelanguage suitable for execution by the general-purpose processor core1034. The application also includes graphics objects 1016 defined byvertex data.

In some embodiments, operating system 1020 is a Microsoft® Windows®operating system from the Microsoft Corporation, a proprietary UNIX-likeoperating system, or an open source UNIX-like operating system using avariant of the Linux kernel. The operating system 1020 can support agraphics API 1022 such as the Direct3D API, the OpenGL API, or theVulkan API. When the Direct3D API is in use, the operating system 1020uses a front-end shader compiler 1024 to compile any shader instructions1012 in HLSL into a lower-level shader language. The compilation may bea just-in-time (JIT) compilation or the application can perform shaderpre-compilation. In some embodiments, high-level shaders are compiledinto low-level shaders during the compilation of the 3D graphicsapplication 1010. In some embodiments, the shader instructions 1012 areprovided in an intermediate form, such as a version of the StandardPortable Intermediate Representation (SPIR) used by the Vulkan API.

In some embodiments, user mode graphics driver 1026 contains a back-endshader compiler 1027 to convert the shader instructions 1012 into ahardware specific representation. When the OpenGL API is in use, shaderinstructions 1012 in the GLSL high-level language are passed to a usermode graphics driver 1026 for compilation. In some embodiments, usermode graphics driver 1026 uses operating system kernel mode functions1028 to communicate with a kernel mode graphics driver 1029. In someembodiments, kernel mode graphics driver 1029 communicates with graphicsprocessor 1032 to dispatch commands and instructions.

IP Core Implementations

One or more aspects of at least one embodiment may be implemented byrepresentative code stored on a machine-readable medium which representsand/or defines logic within an integrated circuit such as a processor.For example, the machine-readable medium may include instructions whichrepresent various logic within the processor. When read by a machine,the instructions may cause the machine to fabricate the logic to performthe techniques described herein. Such representations, known as “IPcores,” are reusable units of logic for an integrated circuit that maybe stored on a tangible, machine-readable medium as a hardware modelthat describes the structure of the integrated circuit. The hardwaremodel may be supplied to various customers or manufacturing facilities,which load the hardware model on fabrication machines that manufacturethe integrated circuit. The integrated circuit may be fabricated suchthat the circuit performs operations described in association with anyof the embodiments described herein.

FIG. 11 is a block diagram illustrating an IP core development system1100 that may be used to manufacture an integrated circuit to performoperations according to an embodiment. The IP core development system1100 may be used to generate modular, re-usable designs that can beincorporated into a larger design or used to construct an entireintegrated circuit (e.g., an SOC integrated circuit). A design facility1130 can generate a software simulation 1110 of an IP core design in ahigh level programming language (e.g., C/C++). The software simulation1110 can be used to design, test, and verify the behavior of the IP coreusing a simulation model 1112. The simulation model 1112 may includefunctional, behavioral, and/or timing simulations. A register transferlevel (RTL) design 1115 can then be created or synthesized from thesimulation model 1112. The RTL design 1115 is an abstraction of thebehavior of the integrated circuit that models the flow of digitalsignals between hardware registers, including the associated logicperformed using the modeled digital signals. In addition to an RTLdesign 1115, lower-level designs at the logic level or transistor levelmay also be created, designed, or synthesized. Thus, the particulardetails of the initial design and simulation may vary.

The RTL design 1115 or equivalent may be further synthesized by thedesign facility into a hardware model 1120, which may be in a hardwaredescription language (HDL), or some other representation of physicaldesign data. The HDL may be further simulated or tested to verify the IPcore design. The IP core design can be stored for delivery to a 3rdparty fabrication facility 1165 using non-volatile memory 1140 (e.g.,hard disk, flash memory, or any non-volatile storage medium).Alternatively, the IP core design may be transmitted (e.g., via theInternet) over a wired connection 1150 or wireless connection 1160. Thefabrication facility 1165 may then fabricate an integrated circuit thatis based at least in part on the IP core design. The fabricatedintegrated circuit can be configured to perform operations in accordancewith at least one embodiment described herein.

Exemplary System on a Chip Integrated Circuit

FIGS. 12-14 illustrate exemplary integrated circuits and associatedgraphics processors that may be fabricated using one or more IP cores,according to various embodiments described herein. In addition to whatis illustrated, other logic and circuits may be included, includingadditional graphics processors/cores, peripheral interface controllers,or general purpose processor cores.

FIG. 12 is a block diagram illustrating an exemplary system on a chipintegrated circuit 1200 that may be fabricated using one or more IPcores, according to an embodiment. Exemplary integrated circuit 1200includes one or more application processor(s) 1205 (e.g., CPUs), atleast one graphics processor 1210, and may additionally include an imageprocessor 1215 and/or a video processor 1220, any of which may be amodular IP core from the same or multiple different design facilities.Integrated circuit 1200 includes peripheral or bus logic including a USBcontroller 1225, UART controller 1230, an SPI/SDIO controller 1235, andan 125/12C controller 1240. Additionally, the integrated circuit caninclude a display device 1245 coupled to one or more of ahigh-definition multimedia interface (HDMI) controller 1250 and a mobileindustry processor interface (MIPI) display interface 1255. Storage maybe provided by a flash memory subsystem 1260 including flash memory anda flash memory controller. Memory interface may be provided via a memorycontroller 1265 for access to SDRAM or SRAM memory devices. Someintegrated circuits additionally include an embedded security engine1270.

FIG. 13 is a block diagram illustrating an exemplary graphics processor1310 of a system on a chip integrated circuit that may be fabricatedusing one or more IP cores, according to an embodiment. Graphicsprocessor 1310 can be a variant of the graphics processor 1210 of FIG.12. Graphics processor 1310 includes a vertex processor 1305 and one ormore fragment processor(s) 1315A1315N (e.g., 1315A, 13158, 1315C, 1315D,through 1315N−1, and 1315N). Graphics processor 1310 can executedifferent shader programs via separate logic, such that the vertexprocessor 1305 is optimized to execute operations for vertex shaderprograms, while the one or more fragment processor(s) 1315A-1315Nexecute fragment (e.g., pixel) shading operations for fragment or pixelshader programs. The vertex processor 1305 performs the vertexprocessing stage of the 3D graphics pipeline and generates primitivesand vertex data. The fragment processor(s) 1315A-1315N use the primitiveand vertex data generated by the vertex processor 1305 to produce aframebuffer that is displayed on a display device. In one embodiment,the fragment processor(s) 1315A-1315N are optimized to execute fragmentshader programs as provided for in the OpenGL API, which may be used toperform similar operations as a pixel shader program as provided for inthe Direct 3D API.

Graphics processor 1310 additionally includes one or more memorymanagement units (MMUs) 1320A-1320B, cache(s) 1325A-1325B, and circuitinterconnect(s) 1330A-1330B. The one or more MMU(s) 1320A-1320B providefor virtual to physical address mapping for graphics processor 1310,including for the vertex processor 1305 and/or fragment processor(s)1315A-1315N, which may reference vertex or image/texture data stored inmemory, in addition to vertex or image/texture data stored in the one ormore cache(s) 1325A-1325B. In one embodiment the one or more MMU(s)1320A-1320B may be synchronized with other MMUs within the system,including one or more MMUs associated with the one or more applicationprocessor(s) 1205, image processor 1215, and/or video processor 1220 ofFIG. 12, such that each processor 1205-1220 can participate in a sharedor unified virtual memory system. The one or more circuitinterconnect(s) 1330A-1330B enable graphics processor 1310 to interfacewith other IP cores within the SoC, either via an internal bus of theSoC or via a direct connection, according to embodiments.

FIG. 14 is a block diagram illustrating an additional exemplary graphicsprocessor 1410 of a system on a chip integrated circuit that may befabricated using one or more IP cores, according to an embodiment.Graphics processor 1410 can be a variant of the graphics processor 1210of FIG. 12. Graphics processor 1410 includes the one or more MMU(s)1320A-1320B, cache(s) 1325A-1325B, and circuit interconnect(s)1330A-1330B of the integrated circuit 1300 of FIG. 13.

Graphics processor 1410 includes one or more shader core(s) 1415A-1415N(e.g., 1415A, 1415B, 1415C, 1415D, 1415E, 1415F, through 1315N−1, and1315N), which provides for a unified shader core architecture in which asingle core or type or core can execute all types of programmable shadercode, including shader program code to implement vertex shaders,fragment shaders, and/or compute shaders. The exact number of shadercores present can vary among embodiments and implementations.Additionally, graphics processor 1410 includes an inter-core taskmanager 1405, which acts as a thread dispatcher to dispatch executionthreads to one or more shader core(s) 1415A-1415N and a tiling unit 1418to accelerate tiling operations for tile-based rendering, in whichrendering operations for a scene are subdivided in image space, forexample to exploit local spatial coherence within a scene or to optimizeuse of internal caches.

Exemplary Graphics Virtualization Architectures

Some embodiments of the invention are implemented on a platformutilizing full graphics processor unit (GPU) virtualization. As such, anoverview of the GPU virtualization techniques employed in one embodimentof the invention is provided below, followed by a detailed descriptionof an apparatus and method for pattern-driven page table shadowing.

One embodiment of the invention employs a full GPU virtualizationenvironment running a native graphics driver in the guest, and mediatedpass-through that achieves both good performance, scalability, andsecure isolation among guests. This embodiment presents a virtualfull-fledged GPU to each virtual machine (VM) which can directly accessperformance-critical resources without intervention from the hypervisorin most cases, while privileged operations from the guest aretrap-and-emulated at minimal cost. In one embodiment, a virtual GPU(vGPU), with full GPU features, is presented to each VM. VMs candirectly access performance-critical resources, without interventionfrom the hypervisor in most cases, while privileged operations from theguest are trap-and-emulated to provide secure isolation among VMs. ThevGPU context is switched per quantum, to share the physical GPU amongmultiple VMs.

FIG. 15 illustrates a high level system architecture on whichembodiments of the invention may be implemented which includes agraphics processing unit (GPU) 1500, a central processing unit (CPU)1520, and a system memory 1510 shared between the GPU 1500 and the CPU1520. A render engine 1502 fetches GPU commands from a command buffer1512 in system memory 1510, to accelerate graphics rendering usingvarious different features. The display engine 1504 fetches pixel datafrom the frame buffer 1514 and then sends the pixel data to externalmonitors for display.

Certain architectures use system memory 1510 as graphics memory, whileother GPUs may use on-die memory. System memory 1510 may be mapped intomultiple virtual address spaces by GPU page tables 1506. A 2 GB globalvirtual address space, called global graphics memory, accessible fromboth the GPU 1500 and CPU 1520, is mapped through global page tables.Local graphics memory spaces are supported in the form of multiple 2 GBlocal virtual address spaces, but are only limited to access from therender engine 1502, through local page tables. Global graphics memory ismostly the frame buffer 1514, but also serves as the command buffer1512. Large data accesses are made to local graphics memory whenhardware acceleration is in progress. Similar page table mechanisms areemployed by GPUs with on-die memory.

In one embodiment, the CPU 1520 programs the GPU 1500 throughGPU-specific commands, shown in FIG. 15, in a producer-consumer model.The graphics driver programs GPU commands into the command buffer 1512,including a primary buffer and a batch buffer, according to high levelprogramming APIs like OpenGL and DirectX. The GPU 1500 then fetches andexecutes the commands. The primary buffer, a ring buffer, may chainother batch buffers together. The terms “primary buffer” and “ringbuffer” are used interchangeably hereafter. The batch buffer is used toconvey the majority of the commands (up to ˜98%) per programming model.A register tuple (head, tail) is used to control the ring buffer. In oneembodiment, the CPU 1520 submits the commands to the GPU 1500 byupdating the tail, while the GPU 1500 fetches commands from head, andthen notifies the CPU 1520 by updating the head, after the commands havefinished execution.

As mentioned, one embodiment of the invention is implemented in a fullGPU virtualization platform with mediated pass-through. As such, everyVM is presented with a full-fledged GPU to run a native graphics driverinside a VM. The challenge, however, is significant in three ways: (1)complexity in virtualizing an entire sophisticated modern GPU, (2)performance due to multiple VMs sharing the GPU, and (3) secureisolation among the VMs without any compromise.

FIG. 16 illustrates a GPU virtualization architecture in accordance withone embodiment of the invention which includes a hypervisor 1610 runningon a GPU 1600, a privileged virtual machine (VM) 1620 and one or moreuser VMs 1631-1632. A virtualization stub module 1611 running in thehypervisor 1610 extends memory management to include extended pagetables (EPT) 1614 for the user VMs 1631-1632 and a privileged virtualmemory management unit (PVMMU) 1612 for the privileged VM 1620, toimplement the policies of trap and pass-through. In one embodiment, eachVM 1620, 1631-1632 runs the native graphics driver 1628 which candirectly access the performance-critical resources of the frame bufferand the command buffer, with resource partitioning as described below.To protect privileged resources, that is, the I/O registers and PTEs,corresponding accesses from the graphics drivers 1628 in user VMs1631-1632 and the privileged VM 1620, are trapped and forwarded to thevirtualization mediator 1622 in the privileged VM 1620 for emulation. Inone embodiment, the virtualization mediator 1622 uses hypercalls toaccess the physical GPU 1600 as illustrated.

In addition, in one embodiment, the virtualization mediator 1622implements a GPU scheduler 1626, which runs concurrently with the CPUscheduler 1616 in the hypervisor 1610, to share the physical GPU 1600among the VMs 1631-1632. One embodiment uses the physical GPU 1600 todirectly execute all the commands submitted from a VM, so it avoids thecomplexity of emulating the render engine, which is the most complexpart within the GPU. In the meantime, the resource pass-through of boththe frame buffer and command buffer minimizes the hypervisor's 1610intervention on CPU accesses, while the GPU scheduler 1626 guaranteesevery VM a quantum for direct GPU execution. Consequently, theillustrated embodiment achieves good performance when sharing the GPUamong multiple VMs.

In one embodiment, the virtualization stub 1611 selectively traps orpasses-through guest access of certain GPU resources. The virtualizationstub 1611 manipulates the EPT 1614 entries to selectively present orhide a specific address range to user VMs 1631-1632, while uses areserved bit of PTEs in the PVMMU 1612 for the privileged VM 1620, toselectively trap or pass-through guest accesses to a specific addressrange. In both cases, the peripheral input/output (PIO) accesses aretrapped. All the trapped accesses are forwarded to the virtualizationmediator 1622 for emulation while the virtualization mediator 1611 useshypercalls to access the physical GPU 1600.

As mentioned, in one embodiment, the virtualization mediator 1622emulates virtual GPUs (vGPUs) 1624 for privileged resource accesses, andconducts context switches amongst the vGPUs 1624. In the meantime, theprivileged VM 1620 graphics driver 1628 is used to initialize thephysical device and to manage power. One embodiment takes a flexiblerelease model, by implementing the virtualization mediator 1622 as akernel module in the privileged VM 1620, to ease the binding between thevirtualization mediator 1622 and the hypervisor 1610.

A split CPU/GPU scheduling mechanism is implemented via the CPUscheduler 1616 and GPU scheduler 1626. This is done because of the costof a GPU context switch may be over 1000 times the cost of a CPU contextswitch (e.g., ˜700 us vs. ˜300 ns). In addition, the number of the CPUcores likely differs from the number of the GPU cores in a computersystem. Consequently, in one embodiment, a GPU scheduler 1626 isimplemented separately from the existing CPU scheduler 1616. The splitscheduling mechanism leads to the requirement of concurrent accesses tothe resources from both the CPU and the GPU. For example, while the CPUis accessing the graphics memory of VM1 1631, the GPU may be accessingthe graphics memory of VM2 1632, concurrently.

As discussed above, in one embodiment, a native graphics driver 1628 isexecuted inside each VM 1620, 1631-1632, which directly accesses aportion of the performance-critical resources, with privilegedoperations emulated by the virtualization mediator 1622. The splitscheduling mechanism leads to the resource partitioning design describedbelow. To support resource partitioning better, one embodiment reservesa Memory-Mapped I/O (MMIO) register window to convey the resourcepartitioning information to the VM.

In one embodiment, the location and definition of virt_info has beenpushed to the hardware specification as a virtualization extension sothe graphics driver 1628 handles the extension natively, and future GPUgenerations follow the specification for backward compatibility.

While illustrated as a separate component in FIG. 16, in one embodiment,the privileged VM 1620 including the virtualization mediator 1622 (andits vGPU instances 1624 and GPU scheduler 1626) is implemented as amodule within the hypervisor 1610.

In one embodiment, the virtualization mediator 1622 manages vGPUs 1624of all VMs, by trap-and-emulating the privileged operations. Thevirtualization mediator 1622 handles the physical GPU interrupts, andmay generate virtual interrupts to the designated VMs 1631-1632. Forexample, a physical completion interrupt of command execution maytrigger a virtual completion interrupt, delivered to the renderingowner. The idea of emulating a vGPU instance per semantics is simple;however, the implementation involves a large engineering effort and adeep understanding of the GPU 1600. For example, approximately 700 I/Oregisters may be accessed by certain graphics drivers.

In one embodiment, the GPU scheduler 1626 implements a coarse-grainquality of service (QoS) policy. A particular time quantum may beselected as a time slice for each VM 1631-1632 to share the GPU 1600resources. For example, in one embodiment, a time quantum of 16 ms isselected as the scheduling time slice, because this value results in alow human perceptibility to image changes. Such a relatively largequantum is also selected because the cost of the GPU context switch isover 1000× that of the CPU context switch, so it can't be as small asthe time slice in the CPU scheduler 1616. The commands from a VM1631-1632 are submitted to the GPU 1600 continuously, until the guest/VMruns out of its time-slice. In one embodiment, the GPU scheduler 1626waits for the guest ring buffer to become idle before switching, becausemost GPUs today are non-preemptive, which may impact fairness. Tominimize the wait overhead, a coarse-grain flow control mechanism may beimplemented, by tracking the command submission to guarantee the piledcommands, at any time, are within a certain limit. Therefore, the timedrift between the allocated time slice and the execution time isrelatively small, compared to the large quantum, so a coarse-grain QoSpolicy is achieved.

In one embodiment, on a render context switch, the internal pipelinestate and I/O register states are saved and restored, and a cache/TLBflush is performed, when switching the render engine among vGPUs 1624.The internal pipeline state is invisible to the CPU, but can be savedand restored through GPU commands. Saving/restoring I/O register statescan be achieved through reads/writes to a list of the registers in therender context. Internal caches and Translation Lookaside Buffers (TLB)included in modern GPUs to accelerate data accesses and addresstranslations, must be flushed using commands at the render contextswitch, to guarantee isolation and correctness. The steps used to switcha context in one embodiment are: 1) save current I/O states, 2) flushthe current context, 3) use the additional commands to save the currentcontext, 4) use the additional commands to restore the new context, and5) restore I/O state of the new context.

As mentioned, one embodiment uses a dedicated ring buffer to carry theadditional GPU commands. The (audited) guest ring buffer may be reusedfor performance, but it is not safe to directly insert the commands intothe guest ring buffer, because the CPU may continue to queue morecommands, leading to overwritten content. To avoid a race condition, oneembodiment switches from the guest ring buffer to its own dedicated ringbuffer. At the end of the context switch, this embodiment switches fromthe dedicated ring buffer to the guest ring buffer of the new VM.

One embodiment reuses the privileged VM 1620 graphics driver toinitialize the display engine, and then manages the display engine toshow different VM frame buffers.

When two vGPUs 1624 have the same resolution, only the frame bufferlocations are switched. For different resolutions, the privileged VM mayuse a hardware scalar, a common feature in modern GPUs, to scale theresolution up and down automatically. Both techniques take meremilliseconds. In many cases, display management may not be needed suchas when the VM is not shown on the physical display (e.g., when it ishosted on the remote servers).

As illustrated in FIG. 16, one embodiment passes through the accesses tothe frame buffer and command buffer to accelerate performance-criticaloperations from a VM 1631-1632. For the global graphics memory space, 2GB in size, graphics memory resource partitioning and address spaceballooning techniques may be employed. For the local graphics memoryspaces, each also with a size of 2 GB, a per-VM local graphics memorymay be implemented through the render context switch, due to localgraphics memory being accessible only by the GPU 1600.

As mentioned, one embodiment partitions the global graphics memory amongVMs 1631-1632. As explained above, a split CPU/GPU scheduling mechanismrequires that the global graphics memory of different VMs can beaccessed simultaneously by the CPU and the GPU, so each VM must bepresented at any time with its own resources, leading to the resourcepartitioning approach for global graphics memory.

FIG. 17 illustrates additional details for one embodiment of a graphicsvirtualization architecture 1700 which includes multiple VMs, e.g., VM1730 and VM 1740, managed by hypervisor 1710, including access to a fullarray of GPU features in a GPU 1720. In various embodiments, hypervisor1710 may enable VM 1730 or VM 1740 to utilize graphics memory and otherGPU resources for GPU virtualization. One or more virtual GPUs (vGPUs),e.g., vGPUs 1760A and 1760B, may access the full functionality providedby GPU 1720 hardware based on the GPU virtualization technology. Invarious embodiments, hypervisor 1710 may track, manage resources andlifecycles of the vGPUs 1760A and 1760B as described herein.

In some embodiments, vGPUs 1760A-B may include virtual GPU devicespresented to VMs 1730, 1740 and may be used to interactive with nativeGPU drivers (e.g., as described above with respect to FIG. 16). VM 1730or VM 1740 may then access the full array of GPU features and usevirtual GPU devices in vGPUs 1760A-B to access virtual graphicsprocessors. For instance, once VM 1730 is trapped into hypervisor 1710,hypervisor 1710 may manipulate a vGPU instance, e.g., vGPU 1760A, anddetermine whether VM 1730 may access virtual GPU devices in vGPU 1760A.The vGPU context may be switched per quantum or event. In someembodiments, the context switch may happen per GPU render engine such as3D render engine 1722 or blitter render engine 1724. The periodicswitching allows multiple VMs to share a physical GPU in a manner thatis transparent to the workloads of the VMs.

GPU virtualization may take various forms. In some embodiments, VM 1730may be enabled with device pass-through, where the entire GPU 1720 ispresented to VM 1730 as if they are directly connected. Much like asingle central processing unit (CPU) core may be assigned for exclusiveuse by VM 1730, GPU 1720 may also be assigned for exclusive use by VM1730, e.g., even for a limited time. Another virtualization model istimesharing, where GPU 1720 or portions of it may be shared by multipleVMs, e.g., VM 1730 and VM 1740, in a fashion of multiplexing. Other GPUvirtualization models may also be used by apparatus 1700 in otherembodiments. In various embodiments, graphics memory associated with GPU1720 may be partitioned, and allotted to various vGPUs 1760A-B inhypervisor 1710.

In various embodiments, graphics translation tables (GTTs) may be usedby VMs or GPU 1720 to map graphics processor memory to system memory orto translate GPU virtual addresses to physical addresses. In someembodiments, hypervisor 1710 may manage graphics memory mapping viashadow GTTs, and the shadow GTTs may be held in a vGPU instance, e.g.,vGPU 1760A. In various embodiments, each VM may have a correspondingshadow GTT to hold the mapping between graphics memory addresses andphysical memory addresses, e.g., machine memory addresses undervirtualization environment. In some embodiments, the shadow GTT may beshared and maintain the mappings for multiple VMs. In some embodiments,each VM 1730 or VM 1740, may include both per-process and global GTTs.

In some embodiments, apparatus 1700 may use system memory as graphicsmemory. System memory may be mapped into multiple virtual address spacesby GPU page tables. Apparatus 1700 may support global graphics memoryspace and per-process graphics memory address space. The global graphicsmemory space may be a virtual address space, e.g., 2 GB, mapped througha global graphics translation table (GGTT). The lower portion of thisaddress space is sometimes called the aperture, accessible from both theGPU 1720 and CPU (not shown). The upper portion of this address space iscalled high graphics memory space or hidden graphics memory space, whichmay be used by GPU 1720 only. In various embodiments, shadow globalgraphics translation tables (SGGTTs) may be used by VM 1730, VM 1740,hypervisor 1710, or GPU 1720 for translating graphics memory addressesto respective system memory addresses based on a global memory addressspace.

In full GPU virtualization, a static global graphics memory spacepartitioning scheme may face a scalability problem. For example, for aglobal graphics memory space of 2 GB, the first 512 megabyte (MB)virtual address space may be reserved for aperture, and the rest ofthem, 1536 MB, may become the high (hidden) graphics memory space. Withthe static global graphics memory space partitioning scheme, each VMwith full GPU virtualization enabled may be allotted with 128 MBaperture and 384 MB high graphics memory space. Therefore, the 2 GBglobal graphics memory space may only accommodate a maximum of four VMs.

Besides the scalability problem, VMs with limited graphics memory spacemay also suffer performance degradation. Sometimes, severe performancedowngrade may be observed in some media-heavy workloads of a mediaapplication when it uses GPU media hardware acceleration extensively. Asan example, to decode one channel 1080p H.264/Advanced Video Coding(AVC) bit stream, at least 40 MB of graphics memory may be needed. Thus,for 10 channels of 1080p H264/AVC bit stream decoding, at least 400 MBof graphics memory space may be needed. Meanwhile, some graphic memoryspace may have to be set aside for surface composition/color conversion,switching display frame buffer during the decoding process, etc. In thiscase, 512 MB of graphics memory space per VM may be insufficient for aVM to run multiple video encoding or decoding.

In various embodiments, apparatus 100 may achieve GPU graphics memoryovercommitment with on-demand SGGTTs. In some embodiments, hypervisor1710 may construct SGGTTs on demand, which may include all theto-be-used translations for graphics memory virtual addresses fromdifferent GPU components' owner VMs.

In various embodiments, at least one VM managed by hypervisor 1710 maybe allotted with more than static partitioned global graphics memoryaddress space as well as memory. In some embodiments, at least one VMmanaged by hypervisor 1710 may be allotted with or able to access theentire high graphics memory address space. In some embodiments, at leastone VM managed by hypervisor 1710 may be allotted with or able to accessthe entire graphics memory address space.

Hypervisor/VMM 1710 may use command parser 1718 to detect the potentialmemory working set of a GPU rendering engine for the commands submittedby VM 1730 or VM 1740. In various embodiments, VM 1730 may haverespective command buffers (not shown) to hold commands from 3D workload1732 or media workload 1734. Similarly, VM 1740 may have respectivecommand buffers (not shown) to hold commands from 3D workload 1742 ormedia workload 1744. In other embodiments, VM 1730 or VM 1740 may haveother types of graphics workloads.

In various embodiments, command parser 1718 may scan a command from a VMand determine if the command contains memory operands. If yes, thecommand parser may read the related graphics memory space mappings,e.g., from a GTT for the VM, and then write it into a workload specificportion of the SGGTT. After the whole command buffer of a workload getsscanned, the SGGTT that holds memory address space mappings associatedwith this workload may be generated or updated. Additionally, byscanning the to-be-executed commands from VM 1730 or VM 1740, commandparser 1718 may also improve the security of GPU operations, such as bymitigating malicious operations.

In some embodiments, one SGGTT may be generated to hold translations forall workloads from all VMs. In some embodiments, one SGGTT may begenerated to hold translations for all workloads, e.g., from one VMonly. The workload specific SGGTT portion may be constructed on demandby command parser 1718 to hold the translations for a specific workload,e.g., 3D workload 1732 from VM 1730 or media workload 1744 from VM 1740.In some embodiments, command parser 1718 may insert the SGGTT into SGGTTqueue 1714 and insert the corresponding workload into workload queue1716.

In some embodiments, GPU scheduler 1712 may construct such on-demandSGGTT at the time of execution. A specific hardware engine may only usea small portion of the graphics memory address space allocated to VM1730 at the time of execution, and the GPU context switch happensinfrequently. To take advantage of such GPU features, hypervisor 1710may use the SGGTT for VM 1730 to only hold the in-execution andto-be-executed translations for various GPU components rather than theentire portion of the global graphics memory address space allotted toVM 1730.

GPU scheduler 1712 for GPU 1720 may be separated from the scheduler forCPU in apparatus 1700. To take the advantage of the hardware parallelismin some embodiments, GPU scheduler 1712 may schedule the workloadsseparately for different GPU engines, e.g., 3D render engine 1722,blitter render engine 1724, video command streamer (VCS) render engine1726, and video enhanced command streamer (VECS) render engine 1728. Forexample, VM 1730 may be 3D intensive, and 3D workload 1732 may need tobe scheduled to 3D render engine 1722 at a moment. Meanwhile, VM 1740may be media intensive, and media workload 1744 may need to be scheduledto VCS render engine 1726 and/or VECS render engine 1728. In this case,GPU scheduler 1712 may schedule 3D workload 1732 from VM 1730 and mediaworkload 1744 from VM 1740 separately.

In various embodiments, GPU scheduler 1712 may track in-executing SGGTTsused by respective render engines in GPU 1720. In this case, hypervisor1710 may retain a per-render engine SGGTT for tracking all in-executinggraphic memory working sets in respective render engines. In someembodiments, hypervisor 1710 may retain a single SGGTT for tracking allin-executing graphic memory working sets for all render engines. In someembodiments, such tracking may be based on a separate in-executing SGGTTqueue (not shown). In some embodiments, such tracking may be based onmarkings on SGGTT queue 1714, e.g., using a registry. In someembodiments, such tracking may be based on markings on workload queue1716, e.g., using a registry.

During the scheduling process, GPU scheduler 1712 may examine the SGGTTfrom SGGTT queue 1714 for a to-be-scheduled workload from workload queue1716. In some embodiments, to schedule the next VM for a particularrender engine, GPU scheduler 1712 may check whether the graphic memoryworking sets of the particular workload used by the VM for that renderengine conflict with the in-executing or to-be-executed graphic memoryworking sets by that render engine. In other embodiments, such conflictchecks may extend to check with the in-executing or to-be-executedgraphic memory working sets by all other render engines. In variousembodiments, such conflict checks may be based on the correspondingSGGTTs in SGGTT queue 1714 or based on SGGTTs retained by hypervisor1710 for tracking all in-executing graphic memory working sets inrespective render engines as discussed hereinbefore.

If there is no conflict, GPU scheduler 1712 may integrate thein-executing and to-be-executed graphic memory working sets together. Insome embodiments, a resulting SGGTT for the in-executing andto-be-executed graphic memory working sets for the particular renderengine may also be generated and stored, e.g., in SGGTT queue 1714 or inother data storage means. In some embodiments, a resulting SGGTT for thein-executing and to-be-executed graphic memory working sets for allrender engines associated with one VM may also be generated and storedif the graphics memory addresses of all these workloads do not conflictwith each other.

Before submitting a selected VM workload to GPU 1720, hypervisor 1710may write corresponding SGGTT pages into GPU 1720, e.g., to graphicstranslation tables 1750. Thus, hypervisor 1710 may enable this workloadto be executed with correct mappings in the global graphics memoryspace. In various embodiments, all such translation entries may bewritten into graphics translation tables 1750, either to lower memoryspace 1754 or upper memory space 1752. Graphics translation tables 1750may contain separate tables per VM to hold for these translation entriesin some embodiments. Graphics translation tables 1750 may also containseparate tables per render engine to hold for these translation entriesin other embodiments. In various embodiments, graphics translationtables 1750 may contain, at least, to-be-executed graphics memoryaddresses.

However, if there is a conflict determined by GPU scheduler 1712, GPUscheduler 1712 may then defer the schedule-in of that VM, and try toschedule-in another workload of the same or a different VM instead. Insome embodiments, such conflict may be detected if two or more VMs mayattempt to use a same graphics memory address, e.g., for a same renderengine or two different render engines. In some embodiments, GPUscheduler 1712 may change the scheduler policy to avoid selecting one ormore of the rendering engines, which have the potential to conflict witheach other. In some embodiments, GPU scheduler 1712 may suspend theexecution hardware engine to mitigate the conflict.

In some embodiments, memory overcommitment scheme in GPU virtualizationas discussed herein may co-exist with static global graphics memoryspace partitioning schemes. As an example, the aperture in lower memoryspace 1754 may still be used for static partition among all VMs. Thehigh graphics memory space in upper memory space 1752 may be used forthe memory overcommitment scheme. Compared to the static global graphicsmemory space partitioning scheme, memory overcommit scheme in GPUvirtualization may enable each VM to use the entire high graphics memoryspace in upper memory space 1752, which may allow some applicationsinside each VM to use greater graphic memory space for improvedperformance.

With static global graphics memory space partitioning schemes, a VMinitially claiming a large portion of memory may only use a smallportion at runtime, while other VMs may be in the status of shortage ofmemory. With memory overcommitment, a hypervisor may allocate memory forVMs on demand, and the saved memory may be used to support more VMs.With SGGTT based memory overcommitment, only graphic memory space usedby the to-be-executed workloads may be allocated at runtime, which savesgraphics memory space and supports more VMs to access GPU 1720.

Current architectures enable the hosting of GPU workloads in cloud anddata center environments. Full GPU virtualization is one of thefundamental enabling technologies used in the GPU Cloud. In full GPUvirtualization, the virtual machine monitor (VMM), particularly thevirtual GPU (vGPU) driver, traps and emulates the guest accesses toprivileged GPU resources for security and multiplexing, while passingthrough CPU accesses to performance critical resources, such as CPUaccess to graphics memory. GPU commands, once submitted, are directlyexecuted by the GPU without VMM intervention. As a result, close tonative performance is achieved.

Current systems use the system memory for GPU engines to access a GlobalGraphics Translation Table (GGTT) and/or a Per-Process GraphicsTranslation Table (PPGTT) to translate from GPU graphics memoryaddresses to system memory addresses. A shadowing mechanism may be usedfor the guest GPU page table's GGTT/PPGTT.

The VMM may use a shadow PPGTT which is synchronized to the guest PPGTT.The guest PPGTT is write-protected so that the shadow PPGTT can becontinually synchronized to the guest PPGTT by trapping and emulatingthe guest modifications of its PPGTT. Currently, the GGTT for each vGPUis shadowed and partitioned among each VM and the PPGTT is shadowed andper VM (e.g., on a per process basis). Shadowing for the GGTT page tableis straightforward since the GGTT PDE table stays in the PCI bar0 MMIOrange. However, the shadow for the PPGTT relies on write-protection ofthe Guest PPGTT page table and the traditional shadow page table is verycomplicated (and therefore buggy) and inefficient. For example, the CPUshadow page table has ˜30% performance overhead in currentarchitectures. Thus, in some of these systems an enlightened shadow pagetable is used, which modifies the guest graphics driver to cooperate inidentifying a page used for the page table page, and/or when it isreleased.

The embodiments of the invention include a memory management unit (MMU)such as an I/O memory management unit (IOMMU) to remap from a guestPPGTT-mapped GPN (guest page numbers) to HPN (host page number), withoutrelying on the low efficiency/complicated shadow PPGTT. At the sametime, one embodiment retains the global shadow GGTT page table foraddress ballooning. These techniques are referred to generally as hybridlayer of address mapping (HLAM).

An IOMMU by default cannot be used in certain mediated pass-througharchitectures since only a single second level translation is availablewith multiple VMs. One embodiment of the invention resolves thisproblem, utilizing the following techniques:

1. Using the IOMMU to conduct two layers of translation without theshadow PPGTT. In particular, in one embodiment, the GPU translates fromgraphics memory address (GM_ADDR) to GPN, and the IOMMU translates fromthe GPN to HPN, rather than the shadow PPGTT which translates from theGM_ADDR to HPN with write-protection applied to the guest PPGTT.

2. In one embodiment, the IOMMU page table is managed per VM, and isswitched (or maybe partially switched) when the vGPU is switched. Thatis, the corresponding VM's IOMMU page table is loaded when the VM/vGPUis scheduled in.

3. However, the GGTT-mapped addresses are shared in one embodiment, andthis global shadow GGTT must remain valid because the vCPU may accessthe GGTT-mapped address (e.g., such as the aperture), even when the vGPUof this VM is not scheduled in. As such, one embodiment of the inventionuses a hybrid layer of address translation which retains the globalshadow GGTT, but directly uses the guest PPGTT.

4. In one embodiment, the GPN address space is partitioned to shift theGGTT-mapped GPN address (which becomes input to the IOMMU, like the GPN)to a dedicated address range. This can be achieved by trapping andemulating the GGTT page table. In one embodiment, the GPN is modifiedfrom the GGTT with a large offset to avoid overlap with the PPGTT in theIOMMU mapping.

FIG. 18 illustrates an architecture employed in one embodiment in whichan IOMMU 1830 is enabled for device virtualization. The illustratedarchitecture includes two VMs 1801, 1811 executed on hypervisor/VMM 1820(although the underlying principles of the invention may be implementedwith any number of VMs). Each VM 1801, 1811 includes a driver 1802, 1812(e.g., a native graphics driver) which manages a guest PPGTT and GGTT1803, 1813, respectively. The illustrated IOMMU 1830 includes a HLAMmodule 1831 for implementing the hybrid layer of address mappingtechniques described herein. Notably, in this embodiment, shadow PPGTTsare not present.

In one embodiment, the entire Guest VM's (guest VM 1811 in the example)GPN to HPN translation page table 1833 is prepared in the IOMMU mapping,and each vGPU switch triggers an IOMMU page table swap. That is, as eachVM 1801, 1811 is scheduled in, its corresponding GPN to HPN translationtable 1833 is swapped in. In one embodiment, the HLAM 1831differentiates between GGTT GPNs and PPGTT GPNs and modifies the GGTTGPNs so that they do not overlap with the PPGTT GPNs when performing alookup in the translation table 1833. In particular, in one embodiment,virtual GPN generation logic 1832 converts the GGTT GPN into a virtualGPN which is then used to perform a lookup in the translation table 1833to identify the corresponding HPN.

In one embodiment, the virtual GPN is generated by shifting the GGTT bya specified (potentially large) offset to ensure that the mappedaddresses do not overlap/conflict with the PPGTT GPN. In addition, inone embodiment, since the CPU may access the GGTT mapped address (e.g.,the aperture) anytime, the global shadow GGTT will always be valid andremain in the per VM's IOMMU mapping 1833.

In one embodiment, the hybrid layer address mapping 1831 solutionpartitions the IOMMU address range into two parts: a lower part reservedfor PPGTT GPN-to-HPN translation, and an upper part reserved for GGTTvirtual GPN-to-HPN translation. Since the GPN is provided by theVM/Guest 1811, the GPN should be in the range of the guest memory size.In one embodiment, the guest PPGTT page tables are left unaltered andall GPNs from the PPGTT are directly send to the graphics translationhardware/IOMMU by the workload execution. However, in one embodiment,the MMIO read/write from guest VMs is trapped and GGTT page tablechanges are captured and altered as described herein (e.g., adding alarge offset to the GPN in order to ensure no overlap with the PPGTTmapping in the IOMMU).

Remote Virtualized Graphics Processing

In some embodiments of the invention, a server performs graphicsvirtualization, virtualizing physical GPUs and running graphicsapplications on behalf of clients. FIG. 19 illustrates one suchembodiment in which two clients 1901-1902 are connected to servers 1930over a network 1910 such as the Internet and/or a private network. Theservers 1930 implement a virtualized graphics environment in which ahypervisor 1960 allocates resources from one or more physical GPUs 1938,presenting the resources as virtual GPUs 1934-1935 to VMs/applications1932-1933. The graphics processing resources may allocated in accordancewith resource allocation policies 1961 which may cause the hypervisor1960 to allocate resources based on the requirements of the applications1932-1933 (e.g., higher performance graphics applications requiring moreresources), the user account associated with the applications 1932-1933(e.g., with certain users paying a premium for higher performance),and/or the current load on the system. The GPU resources being allocatedmay include, for example, sets of graphics processing engines such as 3Dengines, blit engines, execution units, and media engines, to name afew.

In one embodiment, a user of each client 1901-1902 has an account on theservice hosting the server(s) 1930. For example, the service may offer asubscription service to provide users remote access to onlineapplications 1932-1933 such as video games, productivity applications,and multi-player virtual reality applications. In one embodiment, theapplications are executed remotely on a virtual machine in response touser input 1907-1908 from the clients 1901-1902. Although notillustrated in FIG. 19, one or more CPUs may also be virtualized andused to execute the applications 1932-1933, with graphics processingoperations offloaded to the vGPUs 1934-1935.

In one embodiment, a sequence of image frames are generated by the vGPUs1934-1935 in response to the execution of the graphics operations. Forexample, in a first person shooter game, a user may specify input 1907to move a character around a fantasy world. In one embodiment, theresulting images are compressed (e.g., by compression circuitry/logic,not shown) and streamed over the network 1910 to the clients 1901-1902.In one implementation, a video compression algorithm such as H.261 maybe used; however, various different compression techniques may be used.Decoders 1905-1906 decode the incoming video streams, which are thenrendered on respective displays 1903-1904 of the clients 1901-1902.

Using the system illustrated in FIG. 19, high performance graphicsprocessing resources such as GPUs 1938 may be allocated to differentclients who subscribe to the service. In an online gamingimplementation, for example, the servers 1930 may host new video gamesas they are released. The video game program code is then executed inthe virtualized environment and the resulting video frames compressedand streamed to each client 1901-1902. The clients 1901-1902 in thisarchitecture do not require significant graphics processing resources.For example, even a relatively low power smartphone or tablet with adecoder 1905-1906 will be capable of decompressing a video stream. Thus,the latest graphics-intensive video games may be played on any type ofclient capable of compressing video. While video games are described asone possible implementation, the underlying principles of the inventionmay be used for any form of application which requires graphicsprocessing resources (e.g., graphic design applications, interactive andnon-interactive ray tracing applications, productivity software, videoediting software, etc).

Guaranteed Forward Progress

The memory fabric in a virtualized GPU implementation is shared byvarious graphics processing resources in a GPU (e.g., EUs, samplers,shaders, data ports, etc). Dynamic memory fabric provisioning logicallocates a portion of the memory fabric bandwidth to each of theseresources using an arbitration policy which may factor in the particularVM or application for which the resource is performing its function(e.g., in accordance with a priority associated with theVM/application).

One embodiment of the invention implements an intelligent queueingmechanism in which queues at each level of the memory fabric areassigned to particular VMs. If a downstream queue is filled for aparticular VM, an arbitrator will block data in the upstream queue forthat VM, thereby preventing the traffic of one VM from blocking thetraffic of another VM.

FIG. 20 illustrates one embodiment of a GPU 2060 with graphicsprocessing resources subdivided into a plurality of slices 2010-2014. Inone embodiment, the slices 2010-2014 and media engines 2020-2021 areshared by multiple VMs via interface 2022, which also couples the slices2010-2014 to a cache and memory subsystem 2070. The resources of eachslice 2010-2014 are coupled to the memory fabric 2051 at connectionpoints accessible via buffering and arbitration logic 2050. In oneembodiment, each slice may include a designated set of graphicsprocessing engines such as 3D processing engines, blit engines, andexecution units, to name a few. Depending on the implementation, eachslice 2010-2014 may include the same number and type of graphicsprocessing engines or each slice 2010-2014 may be allocated a differentnumber and type of graphics processing engines.

One embodiment of the invention uses multi-level queuing techniques toensure that blocked traffic of one VM will not block traffic of anotherVM. In particular, as illustrated in FIG. 21, a multi-level queuingarchitecture is implemented in which arbitrators 2150-2151 connectslices 2170-2171 to the memory fabric via series of queues 2101-2103,2111-2113, 2121-2123. Interface 2022 includes memory managementcircuitry and logic (e.g., a TLB, page walk logic, etc) to implementmemory transactions on behalf of the slices 2010-2014 and media engines2020-2021 within the cache and memory subsystem 2070 (e.g., performingvirtual to physical memory translations, etc). In the illustratedembodiment, each arbitrator 2150-2151 is positioned between a set ofupstream queues and a second of downstream queues. One particular queueat each level (e.g., queues 2101, 2111, 2121) may be allocated to aparticular VM or application. In one implementation, an arbitrator2150-2151 will not queue traffic in a VM's upstream queue (e.g., queue2111) unless space is available in its downstream queue (e.g., queue2121).

By way of example, and not limitation, if queues 2101, 2111, 2121 arestoring traffic for VM0, arbitrator 2150 will not add new traffic toupstream queue 2111 if the downstream queue 2121 for VM0 is full (e.g.,because of a page fault within interface 1322). Instead, arbitrator 450will add traffic to queues 2112-2113 which may be assigned to other VMs.Once the downstream queue 2121 has space available, arbitrator 2150 willagain store traffic in upstream queue 2111. In one implementation,arbitrator 2151 may send a signal to arbitrator 2150 to notifyarbitrator 2150 when queue 2121 is full, thereby causing arbitrator 2150to refrain from queuing more traffic in queue 2111 and instead focus onqueuing traffic in the other queues 2112-2113. Similarly, when spacebecomes available in queue 2121, arbitrator 2151 will notify arbitrator2150 that it may commence queueing of traffic in queue 2111.

One embodiment of the invention supports virtual channels in which eachVM is assigned a different virtual channel for accessing the memoryfabric. Each virtual channel, in turn, is associated with a sequence ofqueues, such as queues 2101, 2111, 2121 in the example above. Sliceresources 2170-2171 are arranged between the queues and shared by thevarious VMs/applications executed in the system. The end result is thatif traffic is blocked in one set of queues for one VM (e.g., as theresult of a page fault within interface 1322), data traffic for otherVMs may still be processed over the memory fabric 1351.

A method in accordance with one embodiment of the invention isillustrated in FIG. 22. The method may be implemented within the contextof the graphics processing architectures described herein, but is notlimited to any particular architecture.

At 2201, a sequence of upstream and downstream queues are allocated toeach VM/application. Note that the terms “upstream” and “downstream” areused in a relative sense—i.e., one queue may be upstream relative to afirst queue and downstream relative to a second queue. In oneembodiment, a single queue is allocated to the VM/application at eachlevel in the stream. At 2202, feedback is provided from each downstreamqueue to each upstream queue (or to arbitration logic controlling theinputs to the queues) to indicate queue usage. For example, a signal maybe sent to indicate that an upstream queue is full or close to beingfull.

If it is determined that a particular queue is full (e.g., queue N) at2203, then any new data is blocked from entering the upstream queue(e.g., queue N−1) at 2204. The process then repeats from 2202 or,alternatively, 2201 if there is a new or different set ofVMs/applications. Once queue N is no longer full, new traffic may bestored within queue N−1.

IOMMU Implementation with Multiple Slices

In implementations which include multiple stacks of graphics processingresources (e.g., multiple sets of slices), each stack has its owninterface to the memory fabric and its own memory management unit (MMU).Each MMU may perform address translations on behalf of the slices in itsstack and caches recently accessed translations in a local TLB. In somecurrent implementations, each of the MMUs communicate with a centralInput/Output Memory Management Unit (IOMMU) to perform the addresstranslations and ensure coherency of the address translations.

One embodiment of the invention ensures coordination among the MMUs byestablishing one MMU as a “master” and the remaining MMUs as “slaves.”All communication with the IOMMU occurs through the master.

FIG. 23 illustrates one embodiment in which three sets of graphicsprocessing resources 2370-2372 perform memory transactions via a singleIOMMU 2380. Each set of graphics processing resources 2370-2372 includesa plurality of slices 2310-2314, 2330-2334, 2350-2354, each of which mayinclude sets of execution units (EUs), samplers, 3D engines,rasterizers, pixel shaders, traversal units, or any other form ofgraphics processing resources. Each set of graphics processing resourcesalso includes media processing units 2320-2321, 2340-2341, 2360-2361 andhas a dedicated memory management unit (MMU) 2322, 2342, 2362 to performmemory access operations such as address translations, page faultoperations, and page walk operations. Each MMU 2322, 2342, 2362 mayinclude a local TLB 2323, 2343, 2363 for caching virtual to physicaladdress translations and one or more caches 2325, 2345, 2365 for cachingdata and instructions.

In one implementation, one of the MMUs 2322 is designated the “master”which communicates directly with the IOMMU 2380 on behalf of the otherMMUs 2342, 2362 which are designated as “slaves.” Memory transactionsfrom the slave MMUs 2342, 2362 are initially sent to the master MMU2322, which forwards them to the IOMMU for processing. Thus, there is asingle point of contact with the IOMMU, simplifying coordination andreducing traffic.

In one embodiment, certain memory management operations such as addresstranslations may be handled without accessing the IOMMU 2380. Forexample, if MMU 2362 requires a translation which is stored in MMU2342's TLB 2343 or MMU 2322's TLB 2323, then the translation may beprovided to MMU without interaction with the IOMMU. Similarly, if aparticular slice requires data stored in a local cache 2325, 2345, 2365,then the data may be retrieved without loading the IOMMU 2380. Thus, inone embodiment, memory management operations are initially attemptedinternally (i.e., within an MMU or through communication with otherMMUs) before transmitting a request to the IOMMU 2380.

In one embodiment, an ID code is embedded in a private field of eachtransaction which uniquely identifies the MMU from which it originated.Transactions sent to the IOMMU 2380 and responses from the IOMMU 2380will include the ID code. Transaction routing circuitry 2324, 2344, 2364within the MMUs use the ID code to route the response from the IOMMU2380 to the requesting MMU. In one embodiment, the transaction routingcircuitry 2324, 2344, 2364 maintains a routing table or other datastructure associating each of the MMUs 2322, 2342, 2362 with its IDcode.

As mentioned, each of the MMUs 2322, 2342, 2362 includes its own TLB2323, 2343, 2363, respectively, which caches recently utilized addresstranslations. In a virtualized environment, each TLB entry may include acomplete mapping from a virtual guest address (GVA) to a host physicaladdress (HPA). Thus, if a translation is stored in a TLB, a standardtwo-level translation is not required (i.e., from GVA to guest physicaladdress (GPA) and from the GPA to the HPA). The TLBs 2323, 2342, 2363are kept coherent via communication between each of the MMUs 2322, 2342,2362 and communication between the master MMU 2322 and the IOMMU 2380.

A method in accordance with one embodiment of the invention isillustrated in FIG. 24. The method may be implemented within the contextof the graphics processing architectures described herein, but is notlimited to any particular architecture.

At 2401, a first MMU is designated as a master and one or more otherMMUs are designated as slaves. As discussed above, each of the MMUs maybe configured to service requests from a plurality of graphicsprocessing slices. At 2402, a slave MMU receives a memory transactionrequest from one of its slices. If it can service the request locally,determined at 2203, then the slave MMU generates a response on its ownat 2404. For example, the slave MMU may access the address translationfrom its local TLB or data from its local cache.

If the slave cannot service the request locally, then at 2405, itforwards the request to the master MMU, including the slave MMU ID codein the transaction packet. The master MMU may be able to service therequest on its own or may send the request to the IOMMU. At 2406, themaster MMU sends the request to the IOMMU which may access system memoryon behalf of the slave MMU and generates a response (e.g., containingthe requested data). In one embodiment, the request and the responseinclude the slave MMU ID code. The master MMU receives the response fromthe IOMMU at 2407 and routes the response to the slave MMU using the IDcode of the slave MMU. At 2408, the slave MMU forwards the response tothe requesting slice.

The techniques described above reduce traffic between the MMU and IOMMUbecause many memory requests may be serviced locally. In addition, theembodiments of the invention reduce the physical communication linesrequired for the IOMMU to service a plurality of MMUs.

Managing Virtual Graphics Processing Units Using a Process Address SpaceID

PCI Express devices are enumerated using Bus:Device:Function valueswhere the function values are limited to 0-7. As a result, currentimplementations which distinguish virtual GPUs (vGPUs) using differentfunction values are limited to 8 vGPUs. While it is possible to modifythe Device value within the PCIe enumeration scheme, this would becomplicated as the new device value for a graphics device may conflictwith other devices (e.g., graphics devices are generally enumerated witha Device value of 2).

One embodiment of the invention provides support for additional vGPUs byusing the process address space ID (PASID) to identify different vGPUs.Given that the PASID value of 20 bits, for example, a virtuallyunlimited number of vGPUs can be addressed.

FIG. 25 illustrates multi-level page table lookups employed in oneembodiment which utilize the PASID to distinguish between vGPUs. A rootpointer 2501 points to base of a root table 2512. As illustrated, the Bvalue (Bus) of the B:D:F enumeration is used as an offset to identifyentry 2502 which points to the base of a context table 2513. The D(Device) and F (Function) values are then used as an offset to entry2503 in the context table 2513.

In prior implementations, the entry in the context table 2513 wouldpoint to both the PASID table 2514 and the Second Level Page-Map Level-4(SL PML-4) table (as indicated by the dotted line with an X). In oneembodiment of the invention, the context table 2513 does not point to SLPML-4. Rather, the PASID value 2504 is used to identify both the firstlevel PML-4 table when performing graphics virtual address (GVA) tographics physical address (GPA) mapping and the second level PML-4 tablewhen performing GPA to host physical address (HPA) mapping. Thus, in theillustrated embodiment, the entry 2503 in the context table 2513identifies a PASID table 2514 and the PASID value is used as an offsetto identify an entry 2504 which points to both PML-4 and SL PML-4. Onebenefit of this arrangement is that the PASID is a 20 bit value,providing 2²⁰ addressing space for identifying a large number ofdifferent virtual GPUs (in contrast to prior systems which were subjectto 8 vGPUs using B:D:F enumeration).

In this embodiment, a specified portion of the PASID (e.g., N contiguousbits or bits distributed within the PASID) may be used to identify theset of first level and second level tables for a particular vGPU. Ofcourse, the vGPU identifier may be stored in the PASID in a variety ofways while still complying with the underlying principles of theinvention.

A method in accordance with one embodiment of the invention isillustrated in FIG. 26. The method may be implemented within the contextof the graphics processing architectures described herein, but is notlimited to any particular architecture.

At 2601 each vGPU is associated with a particular set of bits or rangeof bits within the PASID. At 2603, in response to an address translationrequest for a graphics virtual address (GVA) to host physical address(HPA) translation, a first portion of the PASID is used to identifytables containing the GVA to graphics physical address (GPA) (i.e.,“first level” tables). A second portion of the PASID is used to identifytables containing GPA to HPA translations (i.e., “second level” tables).

The embodiments of the invention dramatically simplify the configurationof virtualized graphics systems with more than 8 vGPUs (the currentlimit using PCIe enumeration). As described above, this may beaccomplished by using the PASID to address different vGPUs, takingadvantage of the extremely large address range supported by the 20-bitPASID.

Guest Virtual Base Address Register Implementations

One embodiment uses a virtual PCI Express Base Address Register (BAR) toexpose private device memory to the operating system (OS) andHypervisor/VMM, allocating that private memory among guest virtualmachines (VMs), enforcing the allocations when the virtualized deviceaccesses the private memory on behalf of a guest. The device may createa PCI Base Address Register (BAR_(H)) and the VMM/Hypervisor maps theBAR with the device (or function) into a VM (i.e.,BAR_(Host)→BAR_(Guest)). If hardware has reason to handle this BAR rangeseparately (e.g., bypassing IOMMU, different control configurations,etc) then the guest page of the BAR_(G) is determined. A real oremulated register may be used to allow software to self-report the guestvalue of BAR_(G) to hardware. Hardware can then detect and translateguest physical addresses (GPAs) within this range as described below.

One embodiment of the invention is used for allocating high bandwidthmemory (HBM). When a single graphics processing unit (GPU) utilizing HBMis shared with multiple VMs, the graphics hardware and software mustdistribute the HBM among the VMs. Techniques are implemented to ensurethat the contents of these per-VM allocations are protected fromaccesses by other VMs, whether they are granted a share of a given GPUor not.

In one embodiment of the invention, because HBM represents real physicalmemory, and not just address space (i.e., the Global GraphicsTranslation Table (GGTT)), the allocation scheme handles less than themaximum number of active virtual functions (VFs) without wasting HBM. Inparticular, this embodiment includes hardware that supports aprogrammable HBM size allocation for each VF (rather than simplydividing the HBM evenly into TotalVF+1 partitions).

One embodiment allocates HMB to VFs in increments of 2 M. This iscompatible with current IOMMU designs with page tables that support 4Kand 2 M page sizes. However, the underlying principles of the inventionare not limited to any particular increment size for allocating HBM.

FIG. 27 illustrates a flexible allocation of the HBM to VMs sharing asingle graphics device through base and limit values on a VF-by-VFbasis. In particular, in one embodiment, the programmable HBM sizeallocation 2700 is realized by sizing the virtual functions' VF HBMBAR2704 to be equal to the size of the host HBMBAR 2702 (e.g., 2G). Eachindividual VF is then provisioned with a range, VFn_HBMSIZE (e.g., wheren is between 1 and 7 for seven different virtual functions), within theprivate HBM 2701 that will be accessible from its own VFn_HBMBAR_H. HostVBARs 2703 are illustrated for VF1 (VF1_HBMBAR_H), VF2 (VF2_HBMBAR_H),and VF3 (VF3_HBMBAR_H). That range maps into each VFn_HBMBAR_H startingat the base (0) and extending from there for VFn_HBMSIZE MB, asindicated by the Limit 1, 2, and 3 indicators. This may or may not coverthe entire VFn_HBMBAR_H. If not, then the region above VFn_HBMSIZE mapsto an invalid access (i.e. a dummy page, unique per VF), as illustratedin FIG. 27, rather than to any other part of the private HBM memory orother parts of DRAM.

In one embodiment, the HBM detection and bypass mechanism describedabove for Passthrough is extended for each individual VF. To do so, oneembodiment includes a separate VFn_HBMBASE_G, VFn_HBMBASE_H, andVFn_HBMSIZE per VF (G=guest and H=host). Only the VFn_HBMBASE_G may bewriteable by the Guest VM. The other values are programmable only fromthe physical function (e.g., function 0 as indicated in the tablebelow).

Using these techniques software may configure between 0 and HBMSIZE ofHBM for each VF. Physical function (PF) software in the control domaingoverns the arrangement of the segments in the private HBM. This PF SWensures that the VF related regions are non-overlapping. They may beadjacent although small gaps may later require compaction to reclaiminto useful sizes.

In one embodiment, the VMM/PF driver may suspend a VM's operation on aVF, modify this memory mapping, and then resume the VM. This techniqueis used to re-balance/resize the HBM allocation to a VM for compactingand consolidating small free ranges of HBM resulting from VM shut down,etc. For example, in FIG. 27, if VM3 were destroyed then VM2 s rangecould be shifted down adjacent to VM1 s.

In one implementation, VMM/Hypervisor provisioning software communicatesthe HBM allocation for a particular VF interface through the PF driverprior to launching a VM with that VF assigned. PF software determinesthe value of VFn_HBMBASE_H and VFn_HBMSIZE for the VF. VFn_HBMSIZE maybe made available to the VM during initialization such that the VM's VFkernel mode driver (KMD) can discover the amount of HBM memory availableto manage within its HBMBAR. The VFs may all have the same size HBMBAR.Once the VMM/Hypervisor has mapped that BAR into the VM's address space,the VM software will report back the observed base of the HBMBAR(VFn_HBMBASE_G) as a graphics physical address (GPA). This may besupported through a VF->PF software channel and/or an emulated memorymapped I/O (MMIO) register according to the scalable input-outputvirtualization (10V) framework implemented in current architectures(e.g., PCI Express implementations).

In one embodiment, these three registers (VFn_HBMBASE_H, VFn_HBMBAR_G,VFn_HBMSIZE) are implemented for each engine within the GPU (e.g., eachrender engine, media engine, etc) and the command streamer (CS) isresponsible for programming them when it loads a new context onto anengine. The CS may load that information from a Context Descriptor inhost memory (but this data must not be accessible by Guest KMDs or otherVM software). Alternatively, if the total number of VFs is relativelysmall (e.g., 7), the graphics arbiter (GAM) can implement all 7 sets ofVF registers and choose among them accordingly, without any additionaldependency on the CS (although the CS still provides Engine VF to GAM,per existing SR-IOV requirements).

FIG. 28 illustrates a specific example which performs a bypass ofVirtualization Technology for Directed I/O (VT-d) or redirection to aninvalid access path depending on the offset of the access with the VFsHBMBAR. In this embodiment, each VF driver continues to use PTE_(G) inthe global graphics translation table (GGTT) and per-process graphicstranslation table (PPGTT) tables 2802 (including the Aperture). At timeof use, the hardware performs a range compare for VFn_HBMBAR_G andVFn_HBMSIZE for the VF executing on that Engine or Display as indicatedat (1). On an access within that range, the hardware remaps to an offsetfor VFn_HBMBASE_H for that VF at (2). If the offset computed is greaterthan VFn_HBMSIZE (determined at (4), after bypassing VT-d at (3)) thenthe access is invalid (6) and handled in such a manner as to prevent anydata leakage into, out of or across VMs through invalid accesses. If theoffset is within the limit then the offset is added to the base at (5).If the GPA PTE is not in range of the HBMBAR_G, as determined at (1),then a page walk is performed at (7) and HPAs determined and stored at(8).

PTE_(H) must/will land only as an invalid access (6) or within theallocated range of HBM for that VF (5) and nowhere else when the bypassis triggered (3). When the PTE_(G) is outside the VFn_HBMBAR_G rangewithin the VM then it is not bypassing the usual 2^(nd) Level IOMMU walkand so VT-d will govern the determination of PTE_(H).

Virtualizing Graphics Translation Tables Across a Large Number of VMs

As resolutions and the number of VMs used for graphics processingincrease, the graphics translation tables (GTTs) will become overloaded.Current GTTs have size limitations (e.g., 4 GB) which will be inadequateto support future implementations.

In one embodiment, instead of a 1-level GTT page table, a multi-levelpage table is used where each VM is assigned its own page table. Aper-VM multi-level page walk may then be performed. A multi-level pagewalk is not done today because of performance issues (e.g., tearing). Toaddress these limitations, embodiments of the invention performintelligent caching and pre-translation to improve performance.

FIG. 29 illustrates a comparison between a single-level global GTT 2900and a multi-level global GTT 2901. In the single-level global GTT 2900,each VM is allocated a designated portion of the graphics physicaladdress space within the table which maps each GPA to an HPA. Incontrast, in the multi-level global GTT 2901, each VM is assigned itsown Level 1 page table in which each entry points to a Level 2 pagetable as illustrated. In one embodiment, the TLBs may be populatedintelligently to ensure that the pages are readily available.

In some embodiments, a graphics processing unit (GPU) is communicativelycoupled to host/processor cores to accelerate graphics operations,machine-learning operations, pattern analysis operations, and variousgeneral purpose GPU (GPGPU) functions. The GPU may be communicativelycoupled to the host processor/cores over a bus or another interconnect(e.g., a high-speed interconnect such as PCIe or NVLink). In otherembodiments, the GPU may be integrated on the same package or chip asthe cores and communicatively coupled to the cores over an internalprocessor bus/interconnect (i.e., internal to the package or chip).Regardless of the manner in which the GPU is connected, the processorcores may allocate work to the GPU in the form of sequences ofcommands/instructions contained in a work descriptor. The GPU then usesdedicated circuitry/logic for efficiently processing thesecommands/instructions.

In the following description, numerous specific details are set forth toprovide a more thorough understanding. However, it will be apparent toone of skill in the art that the embodiments described herein may bepracticed without one or more of these specific details. In otherinstances, well-known features have not been described to avoidobscuring the details of the present embodiments.

System Overview

FIG. 1 is a block diagram illustrating a computing system 100 configuredto implement one or more aspects of the embodiments described herein.The computing system 100 includes a processing subsystem 101 having oneor more processor(s) 102 and a system memory 104 communicating via aninterconnection path that may include a memory hub 105. The memory hub105 may be a separate component within a chipset component or may beintegrated within the one or more processor(s) 102. The memory hub 105couples with an I/O subsystem 111 via a communication link 106. The I/Osubsystem 111 includes an I/O hub 107 that can enable the computingsystem 100 to receive input from one or more input device(s) 108.Additionally, the I/O hub 107 can enable a display controller, which maybe included in the one or more processor(s) 102, to provide outputs toone or more display device(s) 110A. In one embodiment the one or moredisplay device(s) 110A coupled with the I/O hub 107 can include a local,internal, or embedded display device.

In one embodiment the processing subsystem 101 includes one or moreparallel processor(s) 112 coupled to memory hub 105 via a bus or othercommunication link 113. The communication link 113 may be one of anynumber of standards based communication link technologies or protocols,such as, but not limited to PCI Express, or may be a vendor specificcommunications interface or communications fabric. In one embodiment theone or more parallel processor(s) 112 form a computationally focusedparallel or vector processing system that an include a large number ofprocessing cores and/or processing clusters, such as a many integratedcore (MIC) processor. In one embodiment the one or more parallelprocessor(s) 112 form a graphics processing subsystem that can outputpixels to one of the one or more display device(s) 110A coupled via theI/O Hub 107. The one or more parallel processor(s) 112 can also includea display controller and display interface (not shown) to enable adirect connection to one or more display device(s) 110B.

Within the I/O subsystem 111, a system storage unit 114 can connect tothe I/O hub 107 to provide a storage mechanism for the computing system100. An I/O switch 116 can be used to provide an interface mechanism toenable connections between the I/O hub 107 and other components, such asa network adapter 118 and/or wireless network adapter 119 that may beintegrated into the platform, and various other devices that can beadded via one or more add-in device(s) 120. The network adapter 118 canbe an Ethernet adapter or another wired network adapter. The wirelessnetwork adapter 119 can include one or more of a Wi-Fi, Bluetooth, nearfield communication (NFC), or other network device that includes one ormore wireless radios.

The computing system 100 can include other components not explicitlyshown, including USB or other port connections, optical storage drives,video capture devices, and the like, may also be connected to the I/Ohub 107. Communication paths interconnecting the various components inFIG. 1 may be implemented using any suitable protocols, such as PCI(Peripheral Component Interconnect) based protocols (e.g., PCI-Express),or any other bus or point-to-point communication interfaces and/orprotocol(s), such as the NV-Link high-speed interconnect, orinterconnect protocols known in the art.

In one embodiment, the one or more parallel processor(s) 112 incorporatecircuitry optimized for graphics and video processing, including, forexample, video output circuitry, and constitutes a graphics processingunit (GPU). In another embodiment, the one or more parallel processor(s)112 incorporate circuitry optimized for general purpose processing,while preserving the underlying computational architecture, described ingreater detail herein. In yet another embodiment, components of thecomputing system 100 may be integrated with one or more other systemelements on a single integrated circuit. For example, the one or moreparallel processor(s), 112 memory hub 105, processor(s) 102, and I/O hub107 can be integrated into a system on chip (SoC) integrated circuit.Alternatively, the components of the computing system 100 can beintegrated into a single package to form a system in package (SIP)configuration. In one embodiment at least a portion of the components ofthe computing system 100 can be integrated into a multi-chip module(MCM), which can be interconnected with other multi-chip modules into amodular computing system.

It will be appreciated that the computing system 100 shown herein isillustrative and that variations and modifications are possible. Theconnection topology, including the number and arrangement of bridges,the number of processor(s) 102, and the number of parallel processor(s)112, may be modified as desired. For instance, in some embodiments,system memory 104 is connected to the processor(s) 102 directly ratherthan through a bridge, while other devices communicate with systemmemory 104 via the memory hub 105 and the processor(s) 102. In otheralternative topologies, the parallel processor(s) 112 are connected tothe I/O hub 107 or directly to one of the one or more processor(s) 102,rather than to the memory hub 105. In other embodiments, the I/O hub 107and memory hub 105 may be integrated into a single chip. Someembodiments may include two or more sets of processor(s) 102 attachedvia multiple sockets, which can couple with two or more instances of theparallel processor(s) 112.

Some of the particular components shown herein are optional and may notbe included in all implementations of the computing system 100. Forexample, any number of add-in cards or peripherals may be supported, orsome components may be eliminated. Furthermore, some architectures mayuse different terminology for components similar to those illustrated inFIG. 1. For example, the memory hub 105 may be referred to as aNorthbridge in some architectures, while the I/O hub 107 may be referredto as a Southbridge.

FIG. 2A illustrates a parallel processor 200, according to anembodiment. The various components of the parallel processor 200 may beimplemented using one or more integrated circuit devices, such asprogrammable processors, application specific integrated circuits(ASICs), or field programmable gate arrays (FPGA). The illustratedparallel processor 200 is a variant of the one or more parallelprocessor(s) 112 shown in FIG. 1, according to an embodiment.

In one embodiment the parallel processor 200 includes a parallelprocessing unit 202. The parallel processing unit includes an I/O unit204 that enables communication with other devices, including otherinstances of the parallel processing unit 202. The I/O unit 204 may bedirectly connected to other devices. In one embodiment the I/O unit 204connects with other devices via the use of a hub or switch interface,such as memory hub 105. The connections between the memory hub 105 andthe I/O unit 204 form a communication link 113. Within the parallelprocessing unit 202, the I/O unit 204 connects with a host interface 206and a memory crossbar 216, where the host interface 206 receivescommands directed to performing processing operations and the memorycrossbar 216 receives commands directed to performing memory operations.

When the host interface 206 receives a command buffer via the I/O unit204, the host interface 206 can direct work operations to perform thosecommands to a front end 208. In one embodiment the front end 208 coupleswith a scheduler 210, which is configured to distribute commands orother work items to a processing cluster array 212. In one embodimentthe scheduler 210 ensures that the processing cluster array 212 isproperly configured and in a valid state before tasks are distributed tothe processing clusters of the processing cluster array 212. In oneembodiment the scheduler 210 is implemented via firmware logic executingon a microcontroller. The microcontroller implemented scheduler 210 isconfigurable to perform complex scheduling and work distributionoperations at coarse and fine granularity, enabling rapid preemption andcontext switching of threads executing on the processing array 212. Inone embodiment, the host software can prove workloads for scheduling onthe processing array 212 via one of multiple graphics processingdoorbells. The workloads can then be automatically distributed acrossthe processing array 212 by the scheduler 210 logic within the schedulermicrocontroller.

The processing cluster array 212 can include up to “N” processingclusters (e.g., cluster 214A, cluster 214B, through cluster 214N). Eachcluster 214A-214N of the processing cluster array 212 can execute alarge number of concurrent threads. The scheduler 210 can allocate workto the clusters 214A-214N of the processing cluster array 212 usingvarious scheduling and/or work distribution algorithms, which may varydepending on the workload arising for each type of program orcomputation. The scheduling can be handled dynamically by the scheduler210, or can be assisted in part by compiler logic during compilation ofprogram logic configured for execution by the processing cluster array212. In one embodiment, different clusters 214A-214N of the processingcluster array 212 can be allocated for processing different types ofprograms or for performing different types of computations.

The processing cluster array 212 can be configured to perform varioustypes of parallel processing operations. In one embodiment theprocessing cluster array 212 is configured to perform general-purposeparallel compute operations. For example, the processing cluster array212 can include logic to execute processing tasks including filtering ofvideo and/or audio data, performing modeling operations, includingphysics operations, and performing data transformations.

In one embodiment the processing cluster array 212 is configured toperform parallel graphics processing operations. In embodiments in whichthe parallel processor 200 is configured to perform graphics processingoperations, the processing cluster array 212 can include additionallogic to support the execution of such graphics processing operations,including, but not limited to texture sampling logic to perform textureoperations, as well as tessellation logic and other vertex processinglogic. Additionally, the processing cluster array 212 can be configuredto execute graphics processing related shader programs such as, but notlimited to vertex shaders, tessellation shaders, geometry shaders, andpixel shaders. The parallel processing unit 202 can transfer data fromsystem memory via the I/O unit 204 for processing. During processing thetransferred data can be stored to on-chip memory (e.g., parallelprocessor memory 222) during processing, then written back to systemmemory.

In one embodiment, when the parallel processing unit 202 is used toperform graphics processing, the scheduler 210 can be configured todivide the processing workload into approximately equal sized tasks, tobetter enable distribution of the graphics processing operations tomultiple clusters 214A-214N of the processing cluster array 212. In someembodiments, portions of the processing cluster array 212 can beconfigured to perform different types of processing. For example a firstportion may be configured to perform vertex shading and topologygeneration, a second portion may be configured to perform tessellationand geometry shading, and a third portion may be configured to performpixel shading or other screen space operations, to produce a renderedimage for display. Intermediate data produced by one or more of theclusters 214A-214N may be stored in buffers to allow the intermediatedata to be transmitted between clusters 214A-214N for furtherprocessing.

During operation, the processing cluster array 212 can receiveprocessing tasks to be executed via the scheduler 210, which receivescommands defining processing tasks from front end 208. For graphicsprocessing operations, processing tasks can include indices of data tobe processed, e.g., surface (patch) data, primitive data, vertex data,and/or pixel data, as well as state parameters and commands defining howthe data is to be processed (e.g., what program is to be executed). Thescheduler 210 may be configured to fetch the indices corresponding tothe tasks or may receive the indices from the front end 208. The frontend 208 can be configured to ensure the processing cluster array 212 isconfigured to a valid state before the workload specified by incomingcommand buffers (e.g., batch-buffers, push buffers, etc.) is initiated.

Each of the one or more instances of the parallel processing unit 202can couple with parallel processor memory 222. The parallel processormemory 222 can be accessed via the memory crossbar 216, which canreceive memory requests from the processing cluster array 212 as well asthe I/O unit 204. The memory crossbar 216 can access the parallelprocessor memory 222 via a memory interface 218. The memory interface218 can include multiple partition units (e.g., partition unit 220A,partition unit 220B, through partition unit 220N) that can each coupleto a portion (e.g., memory unit) of parallel processor memory 222. Inone implementation the number of partition units 220A-220N is configuredto be equal to the number of memory units, such that a first partitionunit 220A has a corresponding first memory unit 224A, a second partitionunit 220B has a corresponding memory unit 224B, and an Nth partitionunit 220N has a corresponding Nth memory unit 224N. In otherembodiments, the number of partition units 220A-220N may not be equal tothe number of memory devices.

In various embodiments, the memory units 224A-224N can include varioustypes of memory devices, including dynamic random access memory (DRAM)or graphics random access memory, such as synchronous graphics randomaccess memory (SGRAM), including graphics double data rate (GDDR)memory. In one embodiment, the memory units 224A-224N may also include3D stacked memory, including but not limited to high bandwidth memory(HBM). Persons skilled in the art will appreciate that the specificimplementation of the memory units 224A-224N can vary, and can beselected from one of various conventional designs. Render targets, suchas frame buffers or texture maps may be stored across the memory units224A-224N, allowing partition units 220A-220N to write portions of eachrender target in parallel to efficiently use the available bandwidth ofparallel processor memory 222. In some embodiments, a local instance ofthe parallel processor memory 222 may be excluded in favor of a unifiedmemory design that utilizes system memory in conjunction with localcache memory.

In one embodiment, any one of the clusters 214A-214N of the processingcluster array 212 can process data that will be written to any of thememory units 224A-224N within parallel processor memory 222. The memorycrossbar 216 can be configured to transfer the output of each cluster214A-214N to any partition unit 220A-220N or to another cluster214A-214N, which can perform additional processing operations on theoutput. Each cluster 214A-214N can communicate with the memory interface218 through the memory crossbar 216 to read from or write to variousexternal memory devices. In one embodiment the memory crossbar 216 has aconnection to the memory interface 218 to communicate with the I/O unit204, as well as a connection to a local instance of the parallelprocessor memory 222, enabling the processing units within the differentprocessing clusters 214A-214N to communicate with system memory or othermemory that is not local to the parallel processing unit 202. In oneembodiment the memory crossbar 216 can use virtual channels to separatetraffic streams between the clusters 214A-214N and the partition units220A-220N.

While a single instance of the parallel processing unit 202 isillustrated within the parallel processor 200, any number of instancesof the parallel processing unit 202 can be included. For example,multiple instances of the parallel processing unit 202 can be providedon a single add-in card, or multiple add-in cards can be interconnected.The different instances of the parallel processing unit 202 can beconfigured to inter-operate even if the different instances havedifferent numbers of processing cores, different amounts of localparallel processor memory, and/or other configuration differences. Forexample and in one embodiment, some instances of the parallel processingunit 202 can include higher precision floating point units relative toother instances. Systems incorporating one or more instances of theparallel processing unit 202 or the parallel processor 200 can beimplemented in a variety of configurations and form factors, includingbut not limited to desktop, laptop, or handheld personal computers,servers, workstations, game consoles, and/or embedded systems.

FIG. 2B is a block diagram of a partition unit 220, according to anembodiment. In one embodiment the partition unit 220 is an instance ofone of the partition units 220A-220N of FIG. 2A. As illustrated, thepartition unit 220 includes an L2 cache 221, a frame buffer interface225, and a ROP 226 (raster operations unit). The L2 cache 221 is aread/write cache that is configured to perform load and store operationsreceived from the memory crossbar 216 and ROP 226. Read misses andurgent write-back requests are output by L2 cache 221 to frame bufferinterface 225 for processing. Updates can also be sent to the framebuffer via the frame buffer interface 225 for processing. In oneembodiment the frame buffer interface 225 interfaces with one of thememory units in parallel processor memory, such as the memory units224A-224N of FIG. 2 (e.g., within parallel processor memory 222).

In graphics applications, the ROP 226 is a processing unit that performsraster operations such as stencil, z test, blending, and the like. TheROP 226 then outputs processed graphics data that is stored in graphicsmemory. In some embodiments the ROP 226 includes compression logic tocompress depth or color data that is written to memory and decompressdepth or color data that is read from memory. The compression logic canbe lossless compression logic that makes use of one or more of multiplecompression algorithms. The type of compression that is performed by theROP 226 can vary based on the statistical characteristics of the data tobe compressed. For example, in one embodiment, delta color compressionis performed on depth and color data on a per-tile basis.

In some embodiments, the ROP 226 is included within each processingcluster (e.g., cluster 214A-214N of FIG. 2) instead of within thepartition unit 220. In such embodiment, read and write requests forpixel data are transmitted over the memory crossbar 216 instead of pixelfragment data. The processed graphics data may be displayed on a displaydevice, such as one of the one or more display device(s) 110 of FIG. 1,routed for further processing by the processor(s) 102, or routed forfurther processing by one of the processing entities within the parallelprocessor 200 of FIG. 2A.

FIG. 2C is a block diagram of a processing cluster 214 within a parallelprocessing unit, according to an embodiment. In one embodiment theprocessing cluster is an instance of one of the processing clusters214A-214N of FIG. 2. The processing cluster 214 can be configured toexecute many threads in parallel, where the term “thread” refers to aninstance of a particular program executing on a particular set of inputdata. In some embodiments, single-instruction, multiple-data (SIMD)instruction issue techniques are used to support parallel execution of alarge number of threads without providing multiple independentinstruction units. In other embodiments, single-instruction,multiple-thread (SIMT) techniques are used to support parallel executionof a large number of generally synchronized threads, using a commoninstruction unit configured to issue instructions to a set of processingengines within each one of the processing clusters. Unlike a SIMDexecution regime, where all processing engines typically executeidentical instructions, SIMT execution allows different threads to morereadily follow divergent execution paths through a given thread program.Persons skilled in the art will understand that a SIMD processing regimerepresents a functional subset of a SIMT processing regime.

Operation of the processing cluster 214 can be controlled via a pipelinemanager 232 that distributes processing tasks to SIMT parallelprocessors. The pipeline manager 232 receives instructions from thescheduler 210 of FIG. 2 and manages execution of those instructions viaa graphics multiprocessor 234 and/or a texture unit 236. The illustratedgraphics multiprocessor 234 is an exemplary instance of a SIMT parallelprocessor. However, various types of SIMT parallel processors ofdiffering architectures may be included within the processing cluster214. One or more instances of the graphics multiprocessor 234 can beincluded within a processing cluster 214. The graphics multiprocessor234 can process data and a data crossbar 240 can be used to distributethe processed data to one of multiple possible destinations, includingother shader units. The pipeline manager 232 can facilitate thedistribution of processed data by specifying destinations for processeddata to be distributed vis the data crossbar 240.

Each graphics multiprocessor 234 within the processing cluster 214 caninclude an identical set of functional execution logic (e.g., arithmeticlogic units, load-store units, etc.). The functional execution logic canbe configured in a pipelined manner in which new instructions can beissued before previous instructions are complete. The functionalexecution logic supports a variety of operations including integer andfloating point arithmetic, comparison operations, Boolean operations,bit-shifting, and computation of various algebraic functions. In oneembodiment the same functional-unit hardware can be leveraged to performdifferent operations and any combination of functional units may bepresent.

The instructions transmitted to the processing cluster 214 constitutes athread. A set of threads executing across the set of parallel processingengines is a thread group. A thread group executes the same program ondifferent input data. Each thread within a thread group can be assignedto a different processing engine within a graphics multiprocessor 234. Athread group may include fewer threads than the number of processingengines within the graphics multiprocessor 234. When a thread groupincludes fewer threads than the number of processing engines, one ormore of the processing engines may be idle during cycles in which thatthread group is being processed. A thread group may also include morethreads than the number of processing engines within the graphicsmultiprocessor 234. When the thread group includes more threads than thenumber of processing engines within the graphics multiprocessor 234,processing can be performed over consecutive clock cycles. In oneembodiment multiple thread groups can be executed concurrently on agraphics multiprocessor 234.

In one embodiment the graphics multiprocessor 234 includes an internalcache memory to perform load and store operations. In one embodiment,the graphics multiprocessor 234 can forego an internal cache and use acache memory (e.g., L1 cache 308) within the processing cluster 214.Each graphics multiprocessor 234 also has access to L2 caches within thepartition units (e.g., partition units 220A-220N of FIG. 2) that areshared among all processing clusters 214 and may be used to transferdata between threads. The graphics multiprocessor 234 may also accessoff-chip global memory, which can include one or more of local parallelprocessor memory and/or system memory. Any memory external to theparallel processing unit 202 may be used as global memory. Embodimentsin which the processing cluster 214 includes multiple instances of thegraphics multiprocessor 234 can share common instructions and data,which may be stored in the L1 cache 308.

Each processing cluster 214 may include an MMU 245 (memory managementunit) that is configured to map virtual addresses into physicaladdresses. In other embodiments, one or more instances of the MMU 245may reside within the memory interface 218 of FIG. 2. The MMU 245includes a set of page table entries (PTEs) used to map a virtualaddress to a physical address of a tile (talk more about tiling) andoptionally a cache line index. The MMU 245 may include addresstranslation lookaside buffers (TLB) or caches that may reside within thegraphics multiprocessor 234 or the L1 cache or processing cluster 214.The physical address is processed to distribute surface data accesslocality to allow efficient request interleaving among partition units.The cache line index may be used to determine whether a request for acache line is a hit or miss.

In graphics and computing applications, a processing cluster 214 may beconfigured such that each graphics multiprocessor 234 is coupled to atexture unit 236 for performing texture mapping operations, e.g.,determining texture sample positions, reading texture data, andfiltering the texture data. Texture data is read from an internaltexture L1 cache (not shown) or in some embodiments from the L1 cachewithin graphics multiprocessor 234 and is fetched from an L2 cache,local parallel processor memory, or system memory, as needed. Eachgraphics multiprocessor 234 outputs processed tasks to the data crossbar240 to provide the processed task to another processing cluster 214 forfurther processing or to store the processed task in an L2 cache, localparallel processor memory, or system memory via the memory crossbar 216.A preROP 242 (pre-raster operations unit) is configured to receive datafrom graphics multiprocessor 234, direct data to ROP units, which may belocated with partition units as described herein (e.g., partition units220A-220N of FIG. 2). The preROP 242 unit can perform optimizations forcolor blending, organize pixel color data, and perform addresstranslations.

It will be appreciated that the core architecture described herein isillustrative and that variations and modifications are possible. Anynumber of processing units, e.g., graphics multiprocessor 234, textureunits 236, preROPs 242, etc., may be included within a processingcluster 214. Further, while only one processing cluster 214 is shown, aparallel processing unit as described herein may include any number ofinstances of the processing cluster 214. In one embodiment, eachprocessing cluster 214 can be configured to operate independently ofother processing clusters 214 using separate and distinct processingunits, L1 caches, etc.

FIG. 2D shows a graphics multiprocessor 234, according to oneembodiment. In such embodiment the graphics multiprocessor 234 coupleswith the pipeline manager 232 of the processing cluster 214. Thegraphics multiprocessor 234 has an execution pipeline including but notlimited to an instruction cache 252, an instruction unit 254, an addressmapping unit 256, a register file 258, one or more general purposegraphics processing unit (GPGPU) cores 262, and one or more load/storeunits 266. The GPGPU cores 262 and load/store units 266 are coupled withcache memory 272 and shared memory 270 via a memory and cacheinterconnect 268.

In one embodiment, the instruction cache 252 receives a stream ofinstructions to execute from the pipeline manager 232. The instructionsare cached in the instruction cache 252 and dispatched for execution bythe instruction unit 254. The instruction unit 254 can dispatchinstructions as thread groups (e.g., warps), with each thread of thethread group assigned to a different execution unit within GPGPU core262. An instruction can access any of a local, shared, or global addressspace by specifying an address within a unified address space. Theaddress mapping unit 256 can be used to translate addresses in theunified address space into a distinct memory address that can beaccessed by the load/store units 266.

The register file 258 provides a set of registers for the functionalunits of the graphics multiprocessor 324. The register file 258 providestemporary storage for operands connected to the data paths of thefunctional units (e.g., GPGPU cores 262, load/store units 266) of thegraphics multiprocessor 324. In one embodiment, the register file 258 isdivided between each of the functional units such that each functionalunit is allocated a dedicated portion of the register file 258. In oneembodiment, the register file 258 is divided between the different warpsbeing executed by the graphics multiprocessor 324.

The GPGPU cores 262 can each include floating point units (FPUs) and/orinteger arithmetic logic units (ALUs) that are used to executeinstructions of the graphics multiprocessor 324. The GPGPU cores 262 canbe similar in architecture or can differ in architecture, according toembodiments. For example and in one embodiment, a first portion of theGPGPU cores 262 include a single precision FPU and an integer ALU whilea second portion of the GPGPU cores include a double precision FPU. Inone embodiment the FPUs can implement the IEEE 754-2008 standard forfloating point arithmetic or enable variable precision floating pointarithmetic. The graphics multiprocessor 324 can additionally include oneor more fixed function or special function units to perform specificfunctions such as copy rectangle or pixel blending operations. In oneembodiment one or more of the GPGPU cores can also include fixed orspecial function logic.

In one embodiment the GPGPU cores 262 include SIMD logic capable ofperforming a single instruction on multiple sets of data. In oneembodiment GPGPU cores 262 can physically execute SIMD4, SIMD8, andSIMD16 instructions and logically execute SIMD1, SIMD2, and SIMD32instructions. The SIMD instructions for the GPGPU cores can be generatedat compile time by a shader compiler or automatically generated whenexecuting programs written and compiled for single program multiple data(SPMD) or SIMT architectures. Multiple threads of a program configuredfor the SIMT execution model can executed via a single SIMD instruction.For example and in one embodiment, eight SIMT threads that perform thesame or similar operations can be executed in parallel via a singleSIMD8 logic unit.

The memory and cache interconnect 268 is an interconnect network thatconnects each of the functional units of the graphics multiprocessor 324to the register file 258 and to the shared memory 270. In oneembodiment, the memory and cache interconnect 268 is a crossbarinterconnect that allows the load/store unit 266 to implement load andstore operations between the shared memory 270 and the register file258. The register file 258 can operate at the same frequency as theGPGPU cores 262, thus data transfer between the GPGPU cores 262 and theregister file 258 is very low latency. The shared memory 270 can be usedto enable communication between threads that execute on the functionalunits within the graphics multiprocessor 234. The cache memory 272 canbe used as a data cache for example, to cache texture data communicatedbetween the functional units and the texture unit 236. The shared memory270 can also be used as a program managed cached. Threads executing onthe GPGPU cores 262 can programmatically store data within the sharedmemory in addition to the automatically cached data that is storedwithin the cache memory 272.

FIGS. 3A-3B illustrate additional graphics multiprocessors, according toembodiments. The illustrated graphics multiprocessors 325, 350 arevariants of the graphics multiprocessor 234 of FIG. 2C. The illustratedgraphics multiprocessors 325, 350 can be configured as a streamingmultiprocessor (SM) capable of simultaneous execution of a large numberof execution threads.

FIG. 3A shows a graphics multiprocessor 325 according to an additionalembodiment. The graphics multiprocessor 325 includes multiple additionalinstances of execution resource units relative to the graphicsmultiprocessor 234 of FIG. 2D. For example, the graphics multiprocessor325 can include multiple instances of the instruction unit 332A-332B,register file 334A-334B, and texture unit(s) 344A-344B. The graphicsmultiprocessor 325 also includes multiple sets of graphics or computeexecution units (e.g., GPGPU core 336A-336B, GPGPU core 337A-337B, GPGPUcore 338A-338B) and multiple sets of load/store units 340A-340B. In oneembodiment the execution resource units have a common instruction cache330, texture and/or data cache memory 342, and shared memory 346.

The various components can communicate via an interconnect fabric 327.In one embodiment the interconnect fabric 327 includes one or morecrossbar switches to enable communication between the various componentsof the graphics multiprocessor 325. In one embodiment the interconnectfabric 327 is a separate, high-speed network fabric layer upon whicheach component of the graphics multiprocessor 325 is stacked. Thecomponents of the graphics multiprocessor 325 communicate with remotecomponents via the interconnect fabric 327. For example, the GPGPU cores336A-336B, 337A-337B, and 3378A-338B can each communicate with sharedmemory 346 via the interconnect fabric 327. The interconnect fabric 327can arbitrate communication within the graphics multiprocessor 325 toensure a fair bandwidth allocation between components.

FIG. 3B shows a graphics multiprocessor 350 according to an additionalembodiment. The graphics processor includes multiple sets of executionresources 356A-356D, where each set of execution resource includesmultiple instruction units, register files, GPGPU cores, and load storeunits, as illustrated in FIG. 2D and FIG. 3A. The execution resources356A-356D can work in concert with texture unit(s) 360A-360D for textureoperations, while sharing an instruction cache 354, and shared memory362. In one embodiment the execution resources 356A-356D can share aninstruction cache 354 and shared memory 362, as well as multipleinstances of a texture and/or data cache memory 358A-358B. The variouscomponents can communicate via an interconnect fabric 352 similar to theinterconnect fabric 327 of FIG. 3A.

Persons skilled in the art will understand that the architecturedescribed in FIGS. 1, 2A-2D, and 3A-3B are descriptive and not limitingas to the scope of the present embodiments. Thus, the techniquesdescribed herein may be implemented on any properly configuredprocessing unit, including, without limitation, one or more mobileapplication processors, one or more desktop or server central processingunits (CPUs) including multi-core CPUs, one or more parallel processingunits, such as the parallel processing unit 202 of FIG. 2, as well asone or more graphics processors or special purpose processing units,without departure from the scope of the embodiments described herein.

In some embodiments a parallel processor or GPGPU as described herein iscommunicatively coupled to host/processor cores to accelerate graphicsoperations, machine-learning operations, pattern analysis operations,and various general purpose GPU (GPGPU) functions. The GPU may becommunicatively coupled to the host processor/cores over a bus or otherinterconnect (e.g., a high speed interconnect such as PCIe or NVLink).In other embodiments, the GPU may be integrated on the same package orchip as the cores and communicatively coupled to the cores over aninternal processor bus/interconnect (i.e., internal to the package orchip). Regardless of the manner in which the GPU is connected, theprocessor cores may allocate work to the GPU in the form of sequences ofcommands/instructions contained in a work descriptor. The GPU then usesdedicated circuitry/logic for efficiently processing thesecommands/instructions.

Techniques for GPU to Host Processor Interconnection

FIG. 4A illustrates an exemplary architecture in which a plurality ofGPUs 410-413 are communicatively coupled to a plurality of multi-coreprocessors 405-406 over high-speed links 440-443 (e.g., buses,point-to-point interconnects, etc.). In one embodiment, the high-speedlinks 440-443 support a communication throughput of 4 GB/s, 30 GB/s, 80GB/s or higher, depending on the implementation. Various interconnectprotocols may be used including, but not limited to, PCIe 4.0 or 5.0 andNVLink 2.0. However, the underlying principles of the invention are notlimited to any particular communication protocol or throughput.

In addition, in one embodiment, two or more of the GPUs 410-413 areinterconnected over high-speed links 444-445, which may be implementedusing the same or different protocols/links than those used forhigh-speed links 440-443. Similarly, two or more of the multi-coreprocessors 405-406 may be connected over high speed link 433 which maybe symmetric multi-processor (SMP) buses operating at 20 GB/s, 30 GB/s,120 GB/s or higher. Alternatively, all communication between the varioussystem components shown in FIG. 4A may be accomplished using the sameprotocols/links (e.g., over a common interconnection fabric). Asmentioned, however, the underlying principles of the invention are notlimited to any particular type of interconnect technology.

In one embodiment, each multi-core processor 405-406 is communicativelycoupled to a processor memory 401-402, via memory interconnects 430-431,respectively, and each GPU 410-413 is communicatively coupled to GPUmemory 420-423 over GPU memory interconnects 450-453, respectively. Thememory interconnects 430-431 and 450-453 may utilize the same ordifferent memory access technologies. By way of example, and notlimitation, the processor memories 401-402 and GPU memories 420-423 maybe volatile memories such as dynamic random access memories (DRAMs)(including stacked DRAMs), Graphics DDR SDRAM (GDDR) (e.g., GDDR5,GDDR6), or High Bandwidth Memory (HBM) and/or may be non-volatilememories such as 3D XPoint or Nano-Ram. In one embodiment, some portionof the memories may be volatile memory and another portion may benon-volatile memory (e.g., using a two-level memory (2LM) hierarchy).

As described below, although the various processors 405-406 and GPUs410-413 may be physically coupled to a particular memory 401-402,420-423, respectively, a unified memory architecture may be implementedin which the same virtual system address space (also referred to as the“effective address” space) is distributed among all of the variousphysical memories. For example, processor memories 401-402 may eachcomprise 64 GB of the system memory address space and GPU memories420-423 may each comprise 32 GB of the system memory address space(resulting in a total of 256 GB addressable memory in this example).

FIG. 4B illustrates additional details for an interconnection between amulti-core processor 407 and a graphics acceleration module 446 inaccordance with one embodiment. The graphics acceleration module 446 mayinclude one or more GPU chips integrated on a line card which is coupledto the processor 407 via the high-speed link 440. Alternatively, thegraphics acceleration module 446 may be integrated on the same packageor chip as the processor 407.

The illustrated processor 407 includes a plurality of cores 460A-460D,each with a translation lookaside buffer 461A-461D and one or morecaches 462A-462D. The cores may include various other components forexecuting instructions and processing data which are not illustrated toavoid obscuring the underlying principles of the invention (e.g.,instruction fetch units, branch prediction units, decoders, executionunits, reorder buffers, etc.). The caches 462A-462D may comprise level 1(L1) and level 2 (L2) caches. In addition, one or more shared caches 426may be included in the caching hierarchy and shared by sets of the cores460A-460D. For example, one embodiment of the processor 407 includes 24cores, each with its own L1 cache, twelve shared L2 caches, and twelveshared L3 caches. In this embodiment, one of the L2 and L3 caches areshared by two adjacent cores. The processor 407 and the graphicsaccelerator integration module 446 connect with system memory 441, whichmay include processor memories 401-402

Coherency is maintained for data and instructions stored in the variouscaches 462A-462D, 456 and system memory 441 via inter-core communicationover a coherence bus 464. For example, each cache may have cachecoherency logic/circuitry associated therewith to communicate to overthe coherence bus 464 in response to detected reads or writes toparticular cache lines. In one implementation, a cache snooping protocolis implemented over the coherence bus 464 to snoop cache accesses. Cachesnooping/coherency techniques are well understood by those of skill inthe art and will not be described in detail here to avoid obscuring theunderlying principles of the invention.

In one embodiment, a proxy circuit 425 communicatively couples thegraphics acceleration module 446 to the coherence bus 464, allowing thegraphics acceleration module 446 to participate in the cache coherenceprotocol as a peer of the cores. In particular, an interface 435provides connectivity to the proxy circuit 425 over high-speed link 440(e.g., a PCIe bus, NVLink, etc.) and an interface 437 connects thegraphics acceleration module 446 to the link 440.

In one implementation, an accelerator integration circuit 436 providescache management, memory access, context management, and interruptmanagement services on behalf of a plurality of graphics processingengines 431, 432, N of the graphics acceleration module 446. Thegraphics processing engines 431, 432, N may each comprise a separategraphics processing unit (GPU). Alternatively, the graphics processingengines 431, 432, N may comprise different types of graphics processingengines within a GPU such as graphics execution units, media processingengines (e.g., video encoders/decoders), samplers, and blit engines. Inother words, the graphics acceleration module may be a GPU with aplurality of graphics processing engines 431-432, N or the graphicsprocessing engines 431-432, N may be individual GPUs integrated on acommon package, line card, or chip.

In one embodiment, the accelerator integration circuit 436 includes amemory management unit (MMU) 439 for performing various memorymanagement functions such as virtual-to-physical memory translations(also referred to as effective-to-real memory translations) and memoryaccess protocols for accessing system memory 441. The MMU 439 may alsoinclude a translation lookaside buffer (TLB) (not shown) for caching thevirtual/effective to physical/real address translations. In oneimplementation, a cache 438 stores commands and data for efficientaccess by the graphics processing engines 431-432, N. In one embodiment,the data stored in cache 438 and graphics memories 433-434, N is keptcoherent with the core caches 462A-462D, 456 and system memory 411. Asmentioned, this may be accomplished via proxy circuit 425 which takespart in the cache coherency mechanism on behalf of cache 438 andmemories 433-434, N (e.g., sending updates to the cache 438 related tomodifications/accesses of cache lines on processor caches 462A-462D, 456and receiving updates from the cache 438).

A set of registers 445 store context data for threads executed by thegraphics processing engines 431-432, N and a context management circuit448 manages the thread contexts. For example, the context managementcircuit 448 may perform save and restore operations to save and restorecontexts of the various threads during contexts switches (e.g., where afirst thread is saved and a second thread is stored so that the secondthread can be execute by a graphics processing engine). For example, ona context switch, the context management circuit 448 may store currentregister values to a designated region in memory (e.g., identified by acontext pointer). It may then restore the register values when returningto the context. In one embodiment, an interrupt management circuit 447receives and processes interrupts received from system devices.

In one implementation, virtual/effective addresses from a graphicsprocessing engine 431 are translated to real/physical addresses insystem memory 411 by the MMU 439. One embodiment of the acceleratorintegration circuit 436 supports multiple (e.g., 4, 8, 16) graphicsaccelerator modules 446 and/or other accelerator devices. The graphicsaccelerator module 446 may be dedicated to a single application executedon the processor 407 or may be shared between multiple applications. Inone embodiment, a virtualized graphics execution environment ispresented in which the resources of the graphics processing engines431-432, N are shared with multiple applications or virtual machines(VMs). The resources may be subdivided into “slices” which are allocatedto different VMs and/or applications based on the processingrequirements and priorities associated with the VMs and/or applications.

Thus, the accelerator integration circuit acts as a bridge to the systemfor the graphics acceleration module 446 and provides addresstranslation and system memory cache services. In addition, theaccelerator integration circuit 436 may provide virtualizationfacilities for the host processor to manage virtualization of thegraphics processing engines, interrupts, and memory management.

Because hardware resources of the graphics processing engines 431-432, Nare mapped explicitly to the real address space seen by the hostprocessor 407, any host processor can address these resources directlyusing an effective address value. One function of the acceleratorintegration circuit 436, in one embodiment, is the physical separationof the graphics processing engines 431-432, N so that they appear to thesystem as independent units.

As mentioned, in the illustrated embodiment, one or more graphicsmemories 433-434, M are coupled to each of the graphics processingengines 431-432, N, respectively. The graphics memories 433-434, M storeinstructions and data being processed by each of the graphics processingengines 431-432, N. The graphics memories 433-434, M may be volatilememories such as DRAMs (including stacked DRAMs), GDDR memory (e.g.,GDDR5, GDDR6), or HBM, and/or may be non-volatile memories such as 3DXPoint or Nano-Ram.

In one embodiment, to reduce data traffic over link 440, biasingtechniques are used to ensure that the data stored in graphics memories433-434, M is data which will be used most frequently by the graphicsprocessing engines 431-432, N and preferably not used by the cores460A-460D (at least not frequently). Similarly, the biasing mechanismattempts to keep data needed by the cores (and preferably not thegraphics processing engines 431-432, N) within the caches 462A-462D, 456of the cores and system memory 411.

FIG. 4C illustrates another embodiment in which the acceleratorintegration circuit 436 is integrated within the processor 407. In thisembodiment, the graphics processing engines 431-432, N communicatedirectly over the high-speed link 440 to the accelerator integrationcircuit 436 via interface 437 and interface 435 (which, again, may beutilize any form of bus or interface protocol). The acceleratorintegration circuit 436 may perform the same operations as thosedescribed with respect to FIG. 4B, but potentially at a higherthroughput given its close proximity to the coherency bus 462 and caches462A-462D, 426.

One embodiment supports different programming models including adedicated-process programming model (no graphics acceleration modulevirtualization) and shared programming models (with virtualization). Thelatter may include programming models which are controlled by theaccelerator integration circuit 436 and programming models which arecontrolled by the graphics acceleration module 446.

In one embodiment of the dedicated process model, graphics processingengines 431-432, N are dedicated to a single application or processunder a single operating system. The single application can funnel otherapplication requests to the graphics engines 431-432, N, providingvirtualization within a VM/partition.

In the dedicated-process programming models, the graphics processingengines 431-432, N, may be shared by multiple VM/application partitions.The shared models require a system hypervisor to virtualize the graphicsprocessing engines 431-432, N to allow access by each operating system.For single-partition systems without a hypervisor, the graphicsprocessing engines 431-432, N are owned by the operating system. In bothcases, the operating system can virtualize the graphics processingengines 431-432, N to provide access to each process or application.

For the shared programming model, the graphics acceleration module 446or an individual graphics processing engine 431-432, N selects a processelement using a process handle. In one embodiment, process elements arestored in system memory 411 and are addressable using the effectiveaddress to real address translation techniques described herein. Theprocess handle may be an implementation-specific value provided to thehost process when registering its context with the graphics processingengine 431-432, N (that is, calling system software to add the processelement to the process element linked list). The lower 16-bits of theprocess handle may be the offset of the process element within theprocess element linked list.

FIG. 4D illustrates an exemplary accelerator integration slice 490. Asused herein, a “slice” comprises a specified portion of the processingresources of the accelerator integration circuit 436. Applicationeffective address space 482 within system memory 411 stores processelements 483. In one embodiment, the process elements 483 are stored inresponse to GPU invocations 481 from applications 480 executed on theprocessor 407. A process element 483 contains the process state for thecorresponding application 480. A work descriptor (WD) 484 contained inthe process element 483 can be a single job requested by an applicationor may contain a pointer to a queue of jobs. In the latter case, the WD484 is a pointer to the job request queue in the application's addressspace 482.

The graphics acceleration module 446 and/or the individual graphicsprocessing engines 431-432, N can be shared by all or a subset of theprocesses in the system. Embodiments of the invention include aninfrastructure for setting up the process state and sending a WD 484 toa graphics acceleration module 446 to start a job in a virtualizedenvironment.

In one implementation, the dedicated-process programming model isimplementation-specific. In this model, a single process owns thegraphics acceleration module 446 or an individual graphics processingengine 431. Because the graphics acceleration module 446 is owned by asingle process, the hypervisor initializes the accelerator integrationcircuit 436 for the owning partition and the operating systeminitializes the accelerator integration circuit 436 for the owningprocess at the time when the graphics acceleration module 446 isassigned.

In operation, a WD fetch unit 491 in the accelerator integration slice490 fetches the next WD 484 which includes an indication of the work tobe done by one of the graphics processing engines of the graphicsacceleration module 446. Data from the WD 484 may be stored in registers445 and used by the MMU 439, interrupt management circuit 447 and/orcontext management circuit 446 as illustrated. For example, oneembodiment of the MMU 439 includes segment/page walk circuitry foraccessing segment/page tables 486 within the OS virtual address space485. The interrupt management circuit 447 may process interrupt events492 received from the graphics acceleration module 446. When performinggraphics operations, an effective address 493 generated by a graphicsprocessing engine 431-432, N is translated to a real address by the MMU439.

In one embodiment, the same set of registers 445 are duplicated for eachgraphics processing engine 431-432, N and/or graphics accelerationmodule 446 and may be initialized by the hypervisor or operating system.Each of these duplicated registers may be included in an acceleratorintegration slice 490. Exemplary registers that may be initialized bythe hypervisor are shown in Table 1.

TABLE 1 Hypervisor Initialized Registers 1 Slice Control Register 2 RealAddress (RA) Scheduled Processes Area Pointer 3 Authority Mask OverrideRegister 4 Interrupt Vector Table Entry Offset 5 Interrupt Vector TableEntry Limit 6 State Register 7 Logical Partition ID 8 Real address (RA)Hypervisor Accelerator Utilization Record Pointer 9 Storage DescriptionRegister

Exemplary registers that may be initialized by the operating system areshown in Table 2.

TABLE 2 Operating System Initialized Registers 1 Process and ThreadIdentification 2 Effective Address (EA) Context Save/Restore Pointer 3Virtual Address (VA) Accelerator Utilization Record Pointer 4 VirtualAddress (VA) Storage Segment Table Pointer 5 Authority Mask 6 Workdescriptor

In one embodiment, each WD 484 is specific to a particular graphicsacceleration module 446 and/or graphics processing engine 431-432, N. Itcontains all the information a graphics processing engine 431-432, Nrequires to do its work or it can be a pointer to a memory locationwhere the application has set up a command queue of work to becompleted.

FIG. 4E illustrates additional details for one embodiment of a sharedmodel. This embodiment includes a hypervisor real address space 498 inwhich a process element list 499 is stored. The hypervisor real addressspace 498 is accessible via a hypervisor 496 which virtualizes thegraphics acceleration module engines for the operating system 495.

The shared programming models allow for all or a subset of processesfrom all or a subset of partitions in the system to use a graphicsacceleration module 446. There are two programming models where thegraphics acceleration module 446 is shared by multiple processes andpartitions: time-sliced shared and graphics directed shared.

In this model, the system hypervisor 496 owns the graphics accelerationmodule 446 and makes its function available to all operating systems495. For a graphics acceleration module 446 to support virtualization bythe system hypervisor 496, the graphics acceleration module 446 mayadhere to the following requirements: 1) An application's job requestmust be autonomous (that is, the state does not need to be maintainedbetween jobs), or the graphics acceleration module 446 must provide acontext save and restore mechanism. 2) An application's job request isguaranteed by the graphics acceleration module 446 to complete in aspecified amount of time, including any translation faults, or thegraphics acceleration module 446 provides the ability to preempt theprocessing of the job. 3) The graphics acceleration module 446 must beguaranteed fairness between processes when operating in the directedshared programming model.

In one embodiment, for the shared model, the application 480 is requiredto make an operating system 495 system call with a graphics accelerationmodule 446 type, a work descriptor (WD), an authority mask register(AMR) value, and a context save/restore area pointer (CSRP). Thegraphics acceleration module 446 type describes the targetedacceleration function for the system call. The graphics accelerationmodule 446 type may be a system-specific value. The WD is formattedspecifically for the graphics acceleration module 446 and can be in theform of a graphics acceleration module 446 command, an effective addresspointer to a user-defined structure, an effective address pointer to aqueue of commands, or any other data structure to describe the work tobe done by the graphics acceleration module 446. In one embodiment, theAMR value is the AMR state to use for the current process. The valuepassed to the operating system is similar to an application setting theAMR. If the accelerator integration circuit 436 and graphicsacceleration module 446 implementations do not support a User AuthorityMask Override Register (UAMOR), the operating system may apply thecurrent UAMOR value to the AMR value before passing the AMR in thehypervisor call. The hypervisor 496 may optionally apply the currentAuthority Mask Override Register (AMOR) value before placing the AMRinto the process element 483. In one embodiment, the CSRP is one of theregisters 445 containing the effective address of an area in theapplication's address space 482 for the graphics acceleration module 446to save and restore the context state. This pointer is optional if nostate is required to be saved between jobs or when a job is preempted.The context save/restore area may be pinned system memory.

Upon receiving the system call, the operating system 495 may verify thatthe application 480 has registered and been given the authority to usethe graphics acceleration module 446. The operating system 495 thencalls the hypervisor 496 with the information shown in Table 3.

TABLE 3 OS to Hypervisor Call Parameters 1 A work descriptor (WD) 2 AnAuthority Mask Register (AMR) value (potentially masked). 3 An effectiveaddress (EA) Context Save/Restore Area Pointer (CSRP) 4 A process ID(PID) and optional thread ID (TID) 5 A virtual address (VA) acceleratorutilization record pointer (AURP) 6 The virtual address of the storagesegment table pointer (SSTP) 7 A logical interrupt service number (LISN)

Upon receiving the hypervisor call, the hypervisor 496 verifies that theoperating system 495 has registered and been given the authority to usethe graphics acceleration module 446. The hypervisor 496 then puts theprocess element 483 into the process element linked list for thecorresponding graphics acceleration module 446 type. The process elementmay include the information shown in Table 4.

TABLE 4 Process Element Information  1 A work descriptor (WD)  2 AnAuthority Mask Register (AMR) value (potentially masked).  3 Aneffective address (EA) Context Save/Restore Area Pointer (CSRP)  4 Aprocess ID (PID) and optional thread ID (TID)  5 A virtual address (VA)accelerator utilization record pointer (AURP)  6 The virtual address ofthe storage segment table pointer (SSTP)  7 A logical interrupt servicenumber (LISN)  8 Interrupt vector table, derived from the hypervisorcall parameters.  9 A state register (SR) value 10 A logical partitionID (LPID) 11 A real address (RA) hypervisor accelerator utilizationrecord pointer 12 The Storage Descriptor Register (SDR)

In one embodiment, the hypervisor initializes a plurality of acceleratorintegration slice 490 registers 445.

As illustrated in FIG. 4F, one embodiment of the invention employs aunified memory addressable via a common virtual memory address spaceused to access the physical processor memories 401-402 and GPU memories420-423. In this implementation, operations executed on the GPUs 410-413utilize the same virtual/effective memory address space to access theprocessors memories 401-402 and vice versa, thereby simplifyingprogrammability. In one embodiment, a first portion of thevirtual/effective address space is allocated to the processor memory401, a second portion to the second processor memory 402, a thirdportion to the GPU memory 420, and so on. The entire virtual/effectivememory space (sometimes referred to as the effective address space) isthereby distributed across each of the processor memories 401-402 andGPU memories 420-423, allowing any processor or GPU to access anyphysical memory with a virtual address mapped to that memory.

In one embodiment, bias/coherence management circuitry 494A-494E withinone or more of the MMUs 439A-439E ensures cache coherence between thecaches of the host processors (e.g., 405) and the GPUs 410-413 andimplements biasing techniques indicating the physical memories in whichcertain types of data should be stored. While multiple instances ofbias/coherence management circuitry 494A-494E are illustrated in FIG.4F, the bias/coherence circuitry may be implemented within the MMU ofone or more host processors 405 and/or within the acceleratorintegration circuit 436.

One embodiment allows GPU-attached memory 420-423 to be mapped as partof system memory, and accessed using shared virtual memory (SVM)technology, but without suffering the typical performance drawbacksassociated with full system cache coherence. The ability to GPU-attachedmemory 420-423 to be accessed as system memory without onerous cachecoherence overhead provides a beneficial operating environment for GPUoffload. This arrangement allows the host processor 405 software tosetup operands and access computation results, without the overhead oftradition I/O DMA data copies. Such traditional copies involve drivercalls, interrupts and memory mapped I/O (MMIO) accesses that are allinefficient relative to simple memory accesses. At the same time, theability to access GPU attached memory 420-423 without cache coherenceoverheads can be critical to the execution time of an offloadedcomputation. In cases with substantial streaming write memory traffic,for example, cache coherence overhead can significantly reduce theeffective write bandwidth seen by a GPU 410-413. The efficiency ofoperand setup, the efficiency of results access, and the efficiency ofGPU computation all play a role in determining the effectiveness of GPUoffload.

In one implementation, the selection of between GPU bias and hostprocessor bias is driven by a bias tracker data structure. A bias tablemay be used, for example, which may be a page-granular structure (i.e.,controlled at the granularity of a memory page) that includes 1 or 2bits per GPU-attached memory page. The bias table may be implemented ina stolen memory range of one or more GPU-attached memories 420-423, withor without a bias cache in the GPU 410-413 (e.g., to cachefrequently/recently used entries of the bias table). Alternatively, theentire bias table may be maintained within the GPU.

In one implementation, the bias table entry associated with each accessto the GPU-attached memory 420-423 is accessed prior the actual accessto the GPU memory, causing the following operations. First, localrequests from the GPU 410-413 that find their page in GPU bias areforwarded directly to a corresponding GPU memory 420-423. Local requestsfrom the GPU that find their page in host bias are forwarded to theprocessor 405 (e.g., over a high-speed link as discussed above). In oneembodiment, requests from the processor 405 that find the requested pagein host processor bias complete the request like a normal memory read.Alternatively, requests directed to a GPU-biased page may be forwardedto the GPU 410-413. The GPU may then transition the page to a hostprocessor bias if it is not currently using the page.

The bias state of a page can be changed either by a software-basedmechanism, a hardware-assisted software-based mechanism, or, for alimited set of cases, a purely hardware-based mechanism.

One mechanism for changing the bias state employs an API call (e.g.OpenCL), which, in turn, calls the GPU's device driver which, in turn,sends a message (or enqueues a command descriptor) to the GPU directingit to change the bias state and, for some transitions, perform a cacheflushing operation in the host. The cache flushing operation is requiredfor a transition from host processor 405 bias to GPU bias, but is notrequired for the opposite transition.

In one embodiment, cache coherency is maintained by temporarilyrendering GPU-biased pages uncacheable by the host processor 405. Toaccess these pages, the processor 405 may request access from the GPU410 which may or may not grant access right away, depending on theimplementation. Thus, to reduce communication between the processor 405and GPU 410 it is beneficial to ensure that GPU-biased pages are thosewhich are required by the GPU but not the host processor 405 and viceversa.

Graphics Processing Pipeline

FIG. 5 illustrates a graphics processing pipeline 500, according to anembodiment. In one embodiment a graphics processor can implement theillustrated graphics processing pipeline 500. The graphics processor canbe included within the parallel processing subsystems as describedherein, such as the parallel processor 200 of FIG. 2, which, in oneembodiment, is a variant of the parallel processor(s) 112 of FIG. 1. Thevarious parallel processing systems can implement the graphicsprocessing pipeline 500 via one or more instances of the parallelprocessing unit (e.g., parallel processing unit 202 of FIG. 2) asdescribed herein. For example, a shader unit (e.g., graphicsmultiprocessor 234 of FIG. 3) may be configured to perform the functionsof one or more of a vertex processing unit 504, a tessellation controlprocessing unit 508, a tessellation evaluation processing unit 512, ageometry processing unit 516, and a fragment/pixel processing unit 524.The functions of data assembler 502, primitive assemblers 506, 514, 518,tessellation unit 510, rasterizer 522, and raster operations unit 526may also be performed by other processing engines within a processingcluster (e.g., processing cluster 214 of FIG. 3) and a correspondingpartition unit (e.g., partition unit 220A-220N of FIG. 2). The graphicsprocessing pipeline 500 may also be implemented using dedicatedprocessing units for one or more functions. In one embodiment, one ormore portions of the graphics processing pipeline 500 can be performedby parallel processing logic within a general purpose processor (e.g.,CPU). In one embodiment, one or more portions of the graphics processingpipeline 500 can access on-chip memory (e.g., parallel processor memory222 as in FIG. 2) via a memory interface 528, which may be an instanceof the memory interface 218 of FIG. 2.

In one embodiment the data assembler 502 is a processing unit thatcollects vertex data for surfaces and primitives. The data assembler 502then outputs the vertex data, including the vertex attributes, to thevertex processing unit 504. The vertex processing unit 504 is aprogrammable execution unit that executes vertex shader programs,lighting and transforming vertex data as specified by the vertex shaderprograms. The vertex processing unit 504 reads data that is stored incache, local or system memory for use in processing the vertex data andmay be programmed to transform the vertex data from an object-basedcoordinate representation to a world space coordinate space or anormalized device coordinate space.

A first instance of a primitive assembler 506 receives vertex attributesfrom the vertex processing unit 50. The primitive assembler 506 readingsstored vertex attributes as needed and constructs graphics primitivesfor processing by tessellation control processing unit 508. The graphicsprimitives include triangles, line segments, points, patches, and soforth, as supported by various graphics processing applicationprogramming interfaces (APIs).

The tessellation control processing unit 508 treats the input verticesas control points for a geometric patch. The control points aretransformed from an input representation from the patch (e.g., thepatch's bases) to a representation that is suitable for use in surfaceevaluation by the tessellation evaluation processing unit 512. Thetessellation control processing unit 508 can also compute tessellationfactors for edges of geometric patches. A tessellation factor applies toa single edge and quantifies a view-dependent level of detail associatedwith the edge. A tessellation unit 510 is configured to receive thetessellation factors for edges of a patch and to tessellate the patchinto multiple geometric primitives such as line, triangle, orquadrilateral primitives, which are transmitted to a tessellationevaluation processing unit 512. The tessellation evaluation processingunit 512 operates on parameterized coordinates of the subdivided patchto generate a surface representation and vertex attributes for eachvertex associated with the geometric primitives.

A second instance of a primitive assembler 514 receives vertexattributes from the tessellation evaluation processing unit 512, readingstored vertex attributes as needed, and constructs graphics primitivesfor processing by the geometry processing unit 516. The geometryprocessing unit 516 is a programmable execution unit that executesgeometry shader programs to transform graphics primitives received fromprimitive assembler 514 as specified by the geometry shader programs. Inone embodiment the geometry processing unit 516 is programmed tosubdivide the graphics primitives into one or more new graphicsprimitives and calculate parameters used to rasterize the new graphicsprimitives.

In some embodiments the geometry processing unit 516 can add or deleteelements in the geometry stream. The geometry processing unit 516outputs the parameters and vertices specifying new graphics primitivesto primitive assembler 518. The primitive assembler 518 receives theparameters and vertices from the geometry processing unit 516 andconstructs graphics primitives for processing by a viewport scale, cull,and clip unit 520. The geometry processing unit 516 reads data that isstored in parallel processor memory or system memory for use inprocessing the geometry data. The viewport scale, cull, and clip unit520 performs clipping, culling, and viewport scaling and outputsprocessed graphics primitives to a rasterizer 522.

The rasterizer 522 can perform depth culling and other depth-basedoptimizations. The rasterizer 522 also performs scan conversion on thenew graphics primitives to generate fragments and output those fragmentsand associated coverage data to the fragment/pixel processing unit 524.The fragment/pixel processing unit 524 is a programmable execution unitthat is configured to execute fragment shader programs or pixel shaderprograms. The fragment/pixel processing unit 524 transforming fragmentsor pixels received from rasterizer 522, as specified by the fragment orpixel shader programs. For example, the fragment/pixel processing unit524 may be programmed to perform operations included but not limited totexture mapping, shading, blending, texture correction and perspectivecorrection to produce shaded fragments or pixels that are output to araster operations unit 526. The fragment/pixel processing unit 524 canread data that is stored in either the parallel processor memory or thesystem memory for use when processing the fragment data. Fragment orpixel shader programs may be configured to shade at sample, pixel, tile,or other granularities depending on the sampling rate configured for theprocessing units.

The raster operations unit 526 is a processing unit that performs rasteroperations including, but not limited to stencil, z test, blending, andthe like, and outputs pixel data as processed graphics data to be storedin graphics memory (e.g., parallel processor memory 222 as in FIG. 2,and/or system memory 104 as in FIG. 1, to be displayed on the one ormore display device(s) 110 or for further processing by one of the oneor more processor(s) 102 or parallel processor(s) 112. In someembodiments the raster operations unit 526 is configured to compress zor color data that is written to memory and decompress z or color datathat is read from memory.

One embodiment of the invention implements a hybrid approach in whichcertain VMs are assigned single-level (lower latency) page tables whileother VMs are assigned multi-level (higher latency) page tables. In FIG.30, for example, VM0 has been assigned a single level GTT 3000 while VM1and potentially other VMs have been assigned multi-level GTTs 3001. Thisimplementation may be used when one VM (e.g., VM0) is being used forreal-time, low latency applications and the other VMs are used forlatency-tolerant applications (e.g., where one VM is used to displayreal time automotive data such as on the instrument panel while higherlatency is acceptable for the other VMs such as for the entertainmentsystem or NAV system).

In embodiments, the term “engine” or “module” or “logic” may refer to,be part of, or include an application specific integrated circuit(ASIC), an electronic circuit, a processor (shared, dedicated, orgroup), and/or memory (shared, dedicated, or group) that execute one ormore software or firmware programs, a combinational logic circuit,and/or other suitable components that provide the describedfunctionality. In embodiments, an engine or a module may be implementedin firmware, hardware, software, or any combination of firmware,hardware, and software.

Embodiments of the invention may include various steps, which have beendescribed above. The steps may be embodied in machine-executableinstructions which may be used to cause a general-purpose orspecial-purpose processor to perform the steps. Alternatively, thesesteps may be performed by specific hardware components that containhardwired logic for performing the steps, or by any combination ofprogrammed computer components and custom hardware components.

As described herein, instructions may refer to specific configurationsof hardware such as application specific integrated circuits (ASICs)configured to perform certain operations or having a predeterminedfunctionality or software instructions stored in memory embodied in anon-transitory computer readable medium. Thus, the techniques shown inthe figures can be implemented using code and data stored and executedon one or more electronic devices (e.g., an end station, a networkelement, etc.). Such electronic devices store and communicate(internally and/or with other electronic devices over a network) codeand data using computer machine-readable media, such as non-transitorycomputer machine-readable storage media (e.g., magnetic disks; opticaldisks; random access memory; read only memory; flash memory devices;phase-change memory) and transitory computer machine-readablecommunication media (e.g., electrical, optical, acoustical or other formof propagated signals—such as carrier waves, infrared signals, digitalsignals, etc.).

In addition, such electronic devices typically include a set of one ormore processors coupled to one or more other components, such as one ormore storage devices (non-transitory machine-readable storage media),user input/output devices (e.g., a keyboard, a touchscreen, and/or adisplay), and network connections. The coupling of the set of processorsand other components is typically through one or more busses and bridges(also termed as bus controllers). The storage device and signalscarrying the network traffic respectively represent one or moremachine-readable storage media and machine-readable communication media.Thus, the storage device of a given electronic device typically storescode and/or data for execution on the set of one or more processors ofthat electronic device. Of course, one or more parts of an embodiment ofthe invention may be implemented using different combinations ofsoftware, firmware, and/or hardware. Throughout this detaileddescription, for the purposes of explanation, numerous specific detailswere set forth in order to provide a thorough understanding of thepresent invention. It will be apparent, however, to one skilled in theart that the invention may be practiced without some of these specificdetails. In certain instances, well known structures and functions werenot described in elaborate detail in order to avoid obscuring thesubject matter of the present invention. Accordingly, the scope andspirit of the invention should be judged in terms of the claims whichfollow.

What is claimed is:
 1. An apparatus comprising: a first plurality ofgraphics processing resources to execute graphics commands and processgraphics data; a first memory management unit (MMU) to communicativelycouple the first plurality of graphics processing resources to asystem-level MMU to access a system memory; a second plurality ofgraphics processing resources to execute graphics commands and processgraphics data; and a second MMU to communicatively couple the secondplurality of graphics processing resources to the first MMU; wherein thefirst MMU is configured as a master MMU having a direct connection tothe system-level MMU and the second MMU comprises a slave MMU configuredto send memory transactions to the first MMU, the first MMU eitherservicing a memory transaction or sending the memory transaction to thesystem-level MMU on behalf of the second MMU.
 2. The apparatus as inclaim 1 wherein the system-level MMU comprises an input/output memorymanagement unit (IOMMU).
 3. The apparatus as in claim 1 wherein thesecond MMU comprises transaction routing circuitry to route the memorytransaction to the first MMU, the first MMU comprising transactionrouting circuitry to route the memory transaction to the system-levelMMU if necessary.
 4. The apparatus as in claim 3 wherein the first MMUincludes a first translation lookaside buffer (TLB) and the second MMUincludes a second TLB, wherein upon a translation request from one ofthe second plurality of graphics processing resources, the second MMUfirst attempts to perform an address translation from the second TLB andsends the translation request to the first TLB if the addresstranslation is not in the second TLB.
 5. The apparatus as in claim 4wherein the first MMU is to perform a page walk operation via thesystem-level MMU if the translation is not stored in the first TLB. 6.The apparatus as in claim 3 wherein an ID code is embedded in a field ofeach memory transaction to uniquely identify the MMU from which itoriginated, the transaction routing circuitry of the first MMU to usethe ID code in a response received from the system-level MMU to routethe transaction to the second MMU.
 7. The apparatus as in claim 6wherein the first MMU and the second MMU each includes a data cache,wherein the second MMU will determine whether data requested by thesecond plurality of graphics processing resources is stored in its datacache before requesting the data from the first MMU.
 8. The apparatus asin claim 7 wherein the first MMU is to determine whether the requesteddata is stored in its data cache before requesting the data from thesystem-level MMU.
 9. A method comprising: executing graphics commandsand processing graphics data on a first plurality of graphics processingresources, the first plurality of graphics processing resources beingcoupled to a system-level MMU to access a system memory via a firstmemory management unit (MMU); executing graphics commands and processinggraphics data on a second plurality of graphics processing resourcesthe, second plurality of graphics processing resources being coupled tothe first MMU via a second MMU; configuring the first MMU as a masterMMU having a direct connection to the system-level MMU; configuring thesecond MMU as a slave MMU configured to send memory transactions to thefirst MMU; and servicing a memory transaction generated by the secondMMU at the first MMU, the first MMU sending the memory transaction tothe system-level MMU on behalf of the second MMU if the first MMU cannotservice the memory transaction itself.
 10. The method as in claim 9wherein the system-level MMU comprises an input/output memory managementunit (IOMMU).
 11. The method as in claim 9 wherein the second MMUcomprises transaction routing circuitry to route the memory transactionto the first MMU, the first MMU comprising transaction routing circuitryto route the memory transaction to the system-level MMU if necessary.12. The method as in claim 11 wherein the first MMU includes a firsttranslation lookaside buffer (TLB) and the second MMU includes a secondTLB, wherein upon a translation request from one of the second pluralityof graphics processing resources, the second MMU first attempts toperform an address translation from the second TLB and sends thetranslation request to the first TLB if the address translation is notin the second TLB.
 13. The method as in claim 12 wherein the first MMUis to perform a page walk operation via the system-level MMU if thetranslation is not stored in the first TLB.
 14. The method as in claim11 wherein an ID code is embedded in a field of each memory transactionto uniquely identify the MMU from which it originated, the transactionrouting circuitry of the first MMU to use the ID code in a responsereceived from the system-level MMU to route the transaction to thesecond MMU.
 15. The method as in claim 14 wherein the first MMU and thesecond MMU each includes a data cache, wherein the second MMU willdetermine whether data requested by the second plurality of graphicsprocessing resources is stored in its data cache before requesting thedata from the first MMU.
 16. The method as in claim 15 wherein the firstMMU is to determine whether the requested data is stored in its datacache before requesting the data from the system-level MMU.
 17. Anon-transitory machine-readable medium having program code storedthereon which, when executed by a machine, causes the machine to performthe operations of: executing graphics commands and processing graphicsdata on a first plurality of graphics processing resources, the firstplurality of graphics processing resources being coupled to asystem-level MMU to access a system memory via a first memory managementunit (MMU); executing graphics commands and processing graphics data ona second plurality of graphics processing resources the, secondplurality of graphics processing resources being coupled to the firstMMU via a second MMU; configuring the first MMU as a master MMU having adirect connection to the system-level MMU; configuring the second MMU asa slave MMU configured to send memory transactions to the first MMU; andservicing a memory transaction generated by the second MMU at the firstMMU, the first MMU sending the memory transaction to the system-levelMMU on behalf of the second MMU if the first MMU cannot service thememory transaction itself.
 18. The non-transitory machine-readablemedium as in claim 17 wherein the system-level MMU comprises aninput/output memory management unit (IOMMU).
 19. The non-transitorymachine-readable medium as in claim 17 wherein the second MMU comprisestransaction routing circuitry to route the memory transaction to thefirst MMU, the first MMU comprising transaction routing circuitry toroute the memory transaction to the system-level MMU if necessary. 20.The non-transitory machine-readable medium as in claim 19 wherein thefirst MMU includes a first translation lookaside buffer (TLB) and thesecond MMU includes a second TLB, wherein upon a translation requestfrom one of the second plurality of graphics processing resources, thesecond MMU first attempts to perform an address translation from thesecond TLB and sends the translation request to the first TLB if theaddress translation is not in the second TLB.
 21. The non-transitorymachine-readable medium as in claim 20 wherein the first MMU is toperform a page walk operation via the system-level MMU if thetranslation is not stored in the first TLB.
 22. The non-transitorymachine-readable medium as in claim 19 wherein an ID code is embedded ina field of each memory transaction to uniquely identify the MMU fromwhich it originated, the transaction routing circuitry of the first MMUto use the ID code in a response received from the system-level MMU toroute the transaction to the second MMU.
 23. The non-transitorymachine-readable medium as in claim 22 wherein the first MMU and thesecond MMU each includes a data cache, wherein the second MMU willdetermine whether data requested by the second plurality of graphicsprocessing resources is stored in its data cache before requesting thedata from the first MMU.
 24. The non-transitory machine-readable mediumas in claim 23 wherein the first MMU is to determine whether therequested data is stored in its data cache before requesting the datafrom the system-level MMU.